

# **DK23EB-40 Disk Drive Specifications**

## **REV.2**



**Caution for Safety**

Read Safety descriptions carefully.

Read and recommend drive usage cautions to your end user.

Keep this manual with care.

(Total 112 pages)

**HITACHI**

All Rights Reserved, Copyright ©2001 Hitachi, Ltd.



## **To use this product safely**

To use the product, read safety descriptions below and understand thoroughly.  
Keep this manual with care to insure unlimited use.

- **General Caution for Safety**

The followings are general cautions for safe use of this product.

- (Caution before Product Use)**

- Please read and follow all instructions and cautions described on "Safety Instructions" (Page 4) and "1.2 General Caution" (Page 10 and 11) before attempting to use this product.
- Follow all instructions and cautions indicated throughout this manual and the product. Failure to follow these instructions and cautions may cause injury, fire and product damage.

- **Advise your end user of the safety caution**


Read and recommend that your end users read the caution for drive usage in this manual.

- **Protect yourself**

The safety instructions in this manual were thoroughly considered, but unexpected situations can occur. Not only follow the instructions on this manual, but also be careful for the safety of yourself.

- **Headline of safety caution**


Safety instructions and cautions are indicated as the following headline, which consists a word of "Caution". The indication and meaning are as follows:

 **Caution:** This symbol indicates that potential danger may exist which may cause slight or medium grade bodily injury ,if safety instructions are not followed.

**Caution:** This symbol indicates that potential danger may exist which may cause damage to the product or to the neighboring property ,if safety instructions are not followed.

-  **Safety caution in this manual**

Followings are the cautions and contents described in this manual.

<b>Items of indicating</b>	 <b>Caution :</b>	
- Safety Instructions		Page 4
<b>Items of indicating</b>	<b>Caution :</b>	
- General Caution		Sec. 1.2, Page 10 – 11
- Power Supply Requirements		Sec.3.1, Page 14
- Maximum Power off Interval		Sec. 3.2, Page 15
- Data Reliability		Sec. 3.2, Page 16
- Mounting HDD		Sec. 4.2.1, Page 19
- Attention for HDD Installation		Sec. 4.2.3, Page 21
- Packing		Sec. 5.1, Page 23
- Handling		Sec. 5.2, Page 24



## **To use this product safely (Continued)**

### ● **Environmental circumstance**

Although this product partially scatters electro-magnetic field into the air, it has been inspected and was installed under Electro-magnetic regulations of resident areas, such as EMC standard EN55022 (corresponding to FCC part 15 Class B, etc.). However, anything other than this product, such as an interface cable, is excluded. Therefore, the following cases require a system side improvement for the electro-magnetic field regulations.

- 1) Disturbance of operations of other products or equipment in resident area
- 2) Disturbance caused by other product, such as cabling, to operations of other products or equipment.

Only Hitachi trained persons should change this product Hitachi assumes no responsibility for products which have been changed by anyone else.

### ● **Safety regulations**

This product meets the following safety regulations, but the system side should consider the safety of the system with this product.

- Regulations:
- UL1950 Third Edition dated July 28, 1995
  - CSA C22.2 NO.950-M95
  - IEC60950 A4: 1996
  - EN60950 A11: 1992

## **Warranty and Limited Liability**

This product is sold with a limited warranty and specific remedies are available to the original purchaser in the event the product fails to conform to the limited warranty. Hitachi's liability may be further limited in accordance with its sales contract.

In general, Hitachi shall not be responsible for product damages caused by natural disasters, fire, static discharge, misuse, abuse, neglect, improper handling or installation, unauthorized repair, alteration or accident. In no event will Hitachi be liable for loss of data stored on product.

HITACHI SHALL NOT BE LIABLE FOR ANY SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF INFORMED OF THE POSSIBILITY THEREOF IN ADVANCE.

Please see your sales contract for a complete statement of warranty rights, remedies and limitation of liability.

# Safety Instructions

---



## Caution

---

1. The product is not authorized for use in life support devices or systems or other applications that pose a significant risk of personal injury.
  2. Since the drive uses glass media for the disk platter, opening of Metal Head Disk Assembly (HDA) may cause bodily injury. Warranty void in case of opened HDA or any broken HDA seals. Don't open the HDA or break any HDA seals.
  3. Dropping of the HDD may cause bodily injury. Handle with care.
  4. Do not hit the interface connector pins against other objects. Do not make contact with the interface connector pins. Contact causes pin dent, electrical discharge distraction or contact failure. Also, pins or HDA corners may cause bodily injury. Handle with care.
- 

## Caution

---

5. Do not cover the breather hole. If the hole was covered with any material, it shall result in permanent damage to the drive and/or loss of data. Label or seal shall be attached on the cover avoiding the breather hole. Warranty void if the breather hole was covered.
6. Observe Clause 3.3 "Drive Usage Condition Specifications". Since reliability and product life depends on usage conditions, please consult our sales or application engineers.
7. Keep usage conditions within specifications (Power Supply, Environment, etc.). If the conditions are not kept within the specifications, failures may occur.
8. Hot swapping (Power-on swapping) can damage the drive. The drive shall be swapped during Power Off only.
9. Electro Static Discharge (ESD) can damage the drive. Protect the drive from ESD during handling.
10. Voltage rise time 5 - 100 ms at power on is required for power supply. The power supply voltage must not be under below GND level (0 V) at power off.
11. This product is required over current protection for possible combustion due to circuit or component failure. Secondary over current protection shall be prepared by the system. The requirement of the current limitation is max. 10 A for the protection.
12. Improper insertion of connector or wrong jumper setting may cause catastrophic failures. Referring to this manual prior to the connector insertion or jumper setting can help to insure correct insertion.
13. If a foreign conductive substance (metallic powder, fluid, etc.) adheres to active metal of the drive (Printed pattern, component lead, etc. on PCBA), it may cause catastrophic failures. Customer should protect the drive from the above condition.
14. The PCBA side of the drive should be covered with insulation sheet if the active metal of host system may contact to the PCBA of the drive. If the insulation sheet is not provided for the possible contact of the live metal, failures may occur.
15. Shock can result in permanent damage to the drive and/or loss of data. Prevent shocks, which is often incurred by dropping, knocking over, or hitting the drive.
16. To fix the drive, use the size of screws and the torque recommended in this manual. If non-recommended size screws and torque are used, it may cause catastrophic failures.
17. Do not press top cover. It may cause catastrophic failures. In case of steel plate installation on HDD cover side, the spacing between HDD cover and steel plate should be kept more than 2 mm. If this spacing is not kept for the steel plate, it may affect Load/Unload mechanism.
18. Do not push the bottom PCBA of the drive. It may cause catastrophic failures.

## Safety Instructions (Continued)

---

### Caution

---

19. Prevent humidity when the drive is packed in a box.
20. Use original packages (50 units' package) during drive transportation to protect from any damage.  
(Keep some extra packages for the drive transportation)
21. To returning over 100 units, use original outside package with pallet or proper packaging with pallet to protect from any damage.
22. Recorded data on the disk may be lost due to accidents such as disasters, shock damage during handling or drive failure. To prepare for accidents, back up data. Hitachi does not perform data recovery.
23. Data may be lost due to unexpected or accidental power loss during write operation.

#### NOTE TO USERS


While every effort has been made to ensure that the information provided herein is correct please feel free to notify us in the event of an error or inconsistency.

Hitachi makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties or merchantability or fitness for any purpose.

Further Hitachi reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation to notify any person of such revisions or changes.

## Contents

## Page

 To use this product safely	-----	2
1.0 General	-----	9
1.1 General	-----	9
1.2 General Caution	-----	10
2.0 Components	-----	12
3.0 Specification Summary	-----	13
3.1 Principal Specifications	-----	13
3.2 Environmental Specifications and Reliability	-----	15
3.3 Drive Usage Condition Specifications	-----	16
3.4 Load/Unload Specifications	-----	17
3.4.1 Normal Load/Unload	-----	17
3.4.2 Emergency Unload	-----	17
3.4.3 Required Power Off Sequence	-----	17
4.0 Installation	-----	18
4.1 Installation Direction	-----	18
4.2 Mounting HDD	-----	19
4.2.1 Mounting HDD with Screws	-----	19
4.2.2 Single HDD Test Condition	-----	20
4.2.3 Attention for HDD Installation	-----	21
4.3 Drive Address Setting(DRIVE 0/DRIVE 1)	-----	21
4.4 Dimensions	-----	22
5.0 Packing and Handling	-----	23
5.1 Packing	-----	23
5.2 Handling	-----	24
6.0 Interface	-----	25
6.1 Power Interface	-----	25
6.2 Physical Interface	-----	26
6.2.1 Connector	-----	26
6.2.2 Connector Pin Assignment	-----	27
6.2.3 Description of the Interface Signals	-----	28
6.3 Logical Interface	-----	31
6.3.1 I/O Registers	-----	31
6.3.1.1 Data Register	-----	31
6.3.1.2 Error Register	-----	31
6.3.1.3 Features Register	-----	32
6.3.1.4 Sector Count Register	-----	32
6.3.1.5 Sector Number Register	-----	32
6.3.1.6 Cylinder Low Register	-----	32
6.3.1.7 Cylinder High Register	-----	32
6.3.1.8 Device/Head Register	-----	33
6.3.1.9 Status Register	-----	33
6.3.1.10 Command Register	-----	33
6.3.1.11 Alternate Status Register	-----	34
6.3.1.12 Device Control Register	-----	34

K6602743

Rev.2

02.12.'02

6.3.2 Command	-----	35
6.3.2.1 Command Summary	-----	35
6.3.2.2 Command BSY Timing	-----	36
6.3.2.3 PIO Data In Commands	-----	37
6.3.2.3.1 Identify Device [ECh]	-----	38
6.3.2.3.2 Read Buffer [E4h]	-----	45
6.3.2.3.3 Read Sectors [20h, 21h]	-----	45
6.3.2.3.4 Read Long [22h, 23h]	-----	45
6.3.2.3.5 Read Multiple [C4h]	-----	45
6.3.2.4 PIO Data Out Commands	-----	46
6.3.2.4.1 Write Buffer [E8h]	-----	46
6.3.2.4.2 Write Sectors [30h, 31h]	-----	46
6.3.2.4.3 Write Long [32h, 33h]	-----	46
6.3.2.4.4 Write Multiple [C5h]	-----	46
6.3.2.4.5 Format Track [50h]	-----	47
6.3.2.5 Non-Data Commands	-----	47
6.3.2.5.1 Initialize Device Parameters [91h]	-----	47
6.3.2.5.2 Read Verify [40h, 41h]	-----	48
6.3.2.5.3 Recalibrate [1Xh]	-----	48
6.3.2.5.4 Seek [7Xh]	-----	48
6.3.2.5.5 Set Features [EFh]	-----	48
6.3.2.5.6 Set Multiple Mode [C6h]	-----	49
6.3.2.5.7 Execute Device Diagnostic [90h]	-----	49
6.3.2.5.8 Flush Cache [E7h]	-----	50
6.3.2.6 Power Commands	-----	51
6.3.2.6.1 Power Management	-----	51
6.3.2.6.2 Advanced Power Management	-----	52
6.3.2.6.3 Check Power Mode [98h, E5h]	-----	53
6.3.2.6.4 Idle [97h, E3h]	-----	54
6.3.2.6.5 Idle Immediate [95h, E1h]	-----	54
6.3.2.6.6 Sleep [99h, E6h]	-----	54
6.3.2.6.7 Standby [96h, E2h]	-----	54
6.3.2.6.8 Standby Immediate [94h, E0h]	-----	54
6.3.2.7 DMA Data In/Out Commands	-----	55
6.3.2.7.1 Read DMA [C8h, C9h]	-----	55
6.3.2.7.2 Write DMA [CAh, CBh]	-----	55
6.3.2.8 SMART Feature	-----	56
6.3.2.8.1 Attribute Parameters	-----	56
6.2.7.8.2 SMART Device Error Log Reporting	-----	57
6.2.7.8.3 SMART Operation with Management Modes	-----	57
6.3.2.8.4 SMART Function Default Setting	-----	57
6.3.2.8.5 SMART Enable Operations [B0h, Sub D8h]	-----	57
6.3.2.8.6 SMART Disable Operations [B0h, Sub D9h]	-----	58
6.3.2.8.7 SMART Return Status [B0h, Sub DAh]	-----	59
6.3.2.8.8 SMART Enable/Disable Attribute AUTOSAVE [B0h, Sub D2h]	-----	59
6.3.2.8.9 SMART Save Attribute Values [B0h, Sub D3h]	-----	60
6.3.2.8.10 SMART Enable/Disable Automatic Off-line [B0h, Sub DBh]	-----	61
6.3.2.8.11 SMART Execute Off-line Immediate [B0h, Sub D4h]	-----	62

6.3.2.8.12 SMART Read Log Sector [B0h, Sub D5h]	-----	65
6.3.2.8.13 SMART Write Log Sector [B0h, Sub D6h]	-----	70
6.3.2.9 Security Mode Feature	-----	71
6.3.2.9.1 Security Mode Default Setting	-----	71
6.3.2.9.2 Initial Setting of the User Password	-----	72
6.3.2.9.3 Security Mode Operation from Power-on or Hardware Reset	-----	72
6.3.2.9.4 User Password Lost	-----	73
6.3.2.9.5 Security Set Password [F1h]	-----	74
6.3.2.9.6 Security Unlock [F2h]	-----	75
6.3.2.9.7 Security Erase Prepare [F3h]	-----	76
6.3.2.9.8 Security Erase Unit [F4h]	-----	76
6.3.2.9.9 Security Freeze Lock [F5h]	-----	77
6.3.2.9.10 Security Disable Password [F6h]	-----	77
6.3.2.9.11 Security Mode Command Action [F1h]	-----	78
6.3.2.10 Protected Area Feature, Address Offset Feature	-----	79
6.3.2.10.1 Protected Area Feature and Set Max Security Extension	-----	79
6.3.2.10.2 Address Offset Feature	-----	80
6.3.2.10.3 Read Max Address Command [F8h]	-----	82
6.3.2.10.4 Set Max Address Command [F9h, Sub 00h]	-----	83
6.3.2.10.5 Set Max Set Password Command [F9h, Sub 01h]	-----	85
6.3.2.10.6 Set Max Lock Command [F9h, Sub 02h]	-----	85
6.3.2.10.7 Set Max Unlock Command [F9h, Sub 03h]	-----	86
6.3.2.10.8 Set Max Freeze Lock Command [F9h, Sub 04h]	-----	86
6.3.2.11 Device Configuration Overlay Feature	-----	87
6.3.2.11.1 Device Configuration Restore [B1h, Sub 00h]	-----	88
6.3.2.11.2 Device Configuration Freeze Lock [B1h, Sub 01h]	-----	88
6.3.2.11.3 Device Configuration Identify [B1h, Sub 02h]	-----	89
6.3.2.11.4 Device Configuration Set [B1h, Sub 03h]	-----	91
6.3.2.12 Note for Write Cache and Auto Reallocation	-----	95
6.4 Interface Signal Timing	-----	96
6.4.1 Data Transfer Timing	-----	96
6.4.2 Ultra DMA Data Transfer Timing	-----	99
6.4.3 Power On and Hardware Reset Timing	-----	109
< Glossary >	-----	110
< Reference >	-----	111

## 1.0 General

### 1.1 Introduction

The DK23EB series disk drives reach high capacities (40GB for 9.5mm height) in a 2.5 type form factor by applying the latest high-density recording technology.

Model	Capacity (Formatted)	Height	Interface
DK23EB-40	40.007 GB	9.5 mm	ATA-5(IDE)

### [Features]

- GMR Head
- ID-less Format
- ME<sup>2</sup>PRML Read Channel
- Data Transfer Rate  
(Host-Device)
  - 16.6 MB/sec: PIO mode-4/Multiword DMA mode-2
  - 100 MB/sec: Ultra DMA mode-5(Device-Buffer)
  - 27.8 to 44.1 MB/sec
- CDR (Constant Density Recording)
- On-the-fly ECC Correction
- Buffer: 2MB
- Read-ahead Cache/Write Cache
- Auto Read Reassign/Auto Write Reassign
- SMART
- Average Access Time 13 ms
- Embedded Sector Servo
- FDB(Fluid Dynamics Bearing) Motor
- Rotary Actuator
- Load/Unload Mechanism
- 95 grams
- Low Power Consumption: 0.85W(170mA) at Idle mode, 0.15W(30mA) at Standby mode
- Advanced Power Management(APM)
- Non-operating Shock 7,840m/S<sup>2</sup>(800G, 1ms, half-sine wave)
- Operating Shock 2,450m/S<sup>2</sup>(250G, 2ms, half-sine wave)
- MCC 2.5 inch Small Form Factor(9.5mm height)

### [Identify Device Information for Setup]

Table 1.1 Identify Device information (Addressing)

Model	Word 1 Number of CYL.	Word 3 Number of HD	Word 6 Number of SPT	Word 60•61 Total LBA
DK23EB-40	16383 (*1) (3FFFh)	16 (0010h)	63 (3Fh)	78140160 (04A85300h)

\*1. Maximum capacity in CHS mode is 8,455MB.

## 1.2 General Caution

**Caution** Adhere to the following cautions.

- (a) Warranty void if Metal Head Disk Assembly (HDA) is opened, or any HDA seal/label is broken.
- (b) Hot swapping (Power on) damages the drive. The drive should be swapped during Power Off only.
- (c) Shock can result in permanent damage to the drive and/or loss of data.

Prevent shocks often incurred by dropping, knocking over, or hitting the drive.

**Caution**

**PREVENT SHOCKS**




Figure 1-1

(Continued)

- (d) Do not cover the breather hole. If the hole was covered with any material, it shall result in permanent damage to the drive and/or loss of data. Label or seal shall be attached on the cover avoiding the breather hole. Warranty void if the breather hole was covered.

**Caution**

**Do not cover the breather hole**




Figure 1-2 Breather hole location

## 2.0 Components

### DK23EB-40 Disk Drive




Figure 2-1 Overview of DK23EB-40 (9.5mm height)

- Note:**
- 1) Prepare connection cables referring to Sec. 6.2.
  - 2) Mounting holes are compatible with DK237A-XX, DK238A-XX, DK239A-XX, DK23AA-XX, DK23BA-xx, DK23BA-XXE, DK23CA-XX, DK23CA-XXF, DK23DA-XX and DK23DA-XXF.

### 3.0 Specification Summary

#### 3.1 Principal Specifications

Table 3.1 Principal Specifications

No.	Item		Specifications	Units
			<b>DK23EB-40</b>	
1	Capacity per drive (Formatted)		40.007	GB
	Capacity per sector		512	Bytes
	Disks		2	
	Heads		4	
	Cylinders		32,081	
2	Seek time (Nominal value)	Average	13 *1	ms
		Maximum	24 *1	ms
		Minimum	3	ms
3	Average latency		5.6	ms
	Disk rotational speed		5,400	RPM
4	Recording density		Max. 24.1 (612)	Mbpm(kBPI)
	Track density		2.48 (63.0)	Mtpm(kTPI)
	Recording method		ME <sup>2</sup> PRML, ID-Less format	
5	Interface		ATA-5(IDE)	
	Data transfer rate (Disk-Buffer)		27.8 – 44.1	MB/sec
	Data transfer rate (Host-Buffer)		Max. 16.6 (PIO mode 4/ Multiword DMA mode 2)	MB/sec
	Buffer size		Max. 100 (Ultra DMA mode 5)	MB/sec
6	Power on - Ready *2		5 (Typical) *3	sec
	Sleep/Standby - Ready *2		3 (Typical) *3	sec
7	Dimensions • W×H×D•		70W×9.5H×100D	mm
	Weight (Approximate value)		95	grams
8	DC Power Requirements *4 (Typical)		+5v ± 5% Ripple noise 100mvp-p or less - Start up *5 0.9 A(4.5W) - Idle *6 0.17 A(0.85W) - Low Power Active *7 0.35 A(1.75W) -Seek *8 0.45 A(2.25W) - Read/Write *9 0.40/0.42 A(2.0/2.1W) - Standby 0.03 A(0.15W) - Sleep 0.02 A(0.1W)	

- \*1 :Average time of seek is calculated under the following condition. (Read/Write ratio: Read only)  
Average of 10,000 random seeks, Voltage 5.0V, Temperature 25°C.  
Maximum time of seek is calculated under the following condition.  
Average of 1,000 full stroke seeks, Voltage 5.0V, Temperature 25°C.  
This maximum time is not included the seek time by seek retry.
- \*2 :Periodically, during start up, the drive may perform a spin up retry operation. When this operation occurs, the start up sound will change slightly and the ready timing will also be altered from typical time.
- \*3 :Power on to Ready time could take up to 20 seconds in case of spin up retries under certain conditions of the voltage specifications(Table 3.1) and environmental specifications(Table 3.2).
- \*4 :For DC power input, the average current is measured at the connector of the PCBA of this drive and in the nominal condition in which the power voltage and the temperature are 5.0V and 25°C, respectively. Burst free (common mode). The average current may have some tolerance after power-on. The current measurement is recommended at 5 minutes later after power-on.

**Caution** Voltage rise time 5 - 100 ms at power on is required for power supply. The power supply voltage must not be under GND level ( 0 V) at power off.

**Caution** This product is required over current protection for possible combustion due to circuit or component failure. Secondary over current protection shall be prepared by the system. The requirement of the current limitation is max. 10 A for the protection.

- \*5 :For more information, refer to Section 6.1.
- \*6 :This value is at Low Power Idle mode. The heads are unloaded.
- \*7 :Power mode automatically enters to Low Power Active mode after Read/Write operation. Head position is kept on the same track before this power transition.
- \*8 :Measured during random seek , and the seek interval is 1.5 revolution times (i.e. the average latency and one revolution).
- \*9 :Measured while reading or writing 16 sectors of data located on the same track.


### 3.2 Environmental Specifications and Reliability

Table 3.2 Environmental Specification and Reliability

No.	Item		Specification
			<b>DK23EB-40</b>
1	Ambient *1 temperature	Operational	5 to 55°C
		Non-operational	-40 to 70°C *2
	Temperature gradient		Max. 20°C /hour
2	Relative humidity	Operational	5 to 90 %
		Non-operational	5 to 95 %
	Maximum wet bulb	Operational	29°C (without condensation)
		Non-operational	40°C (without condensation) *3
3	Vibration	Operational	1.0mm p-p or less (5 - 22Hz) 9.8 m/s <sup>2</sup> (1.0G) or less m/s <sup>2</sup> (22 – 500Hz)
		Non-operational	5mm p-p or less (5 – 22Hz) 49m/s <sup>2</sup> (5G) or less (22 – 500Hz)
4	Shock *6	Operational	2,450m/s <sup>2</sup> (250G) or less (2 ms, half sine wave)
		Non-operational	7,840m/s <sup>2</sup> (800G) or less (1 ms, half sine wave)
5	Atmospheric condition		Without corrosive vapors or salt
6	Acoustic-noise *4	Idle	Typical 2.8 Bels
		seek	Typical 3.1 Bels
7	Height (Altitude)	Operational	3,000m or less
		Non-operational	12,000m or less
	Height gradient		Max. 300m/min.(3.1kpa/min.)
8 (*5)	Data reliability (with retries and ECC)		Less than 1 non-recoverable error in 10 E 13 bits read
9	External magnetic field		1,500 micro Tesla (DC) or less

\*1 :Ambient temperature should be measured at point 10 mm away from the nameplate of the drive. If the maximum operational ambient temperature cannot be measured at a point 10 mm away from the nameplate, a substitution method is stipulated in the table below.

Ambient temperature	Temperature at cover (Point A)
55°C	62°C
5°C	5°C



\*2 :In case the ambient temperature is -40 to 0°C, the drive should be packed in HDD package box. Please see specification 5.1 Packing for reference.

\*3 :In case of the maximum wet bulb 40°C , the drive should be packed in HDD package box with ESD bag and desiccant. Please see specification 5.1 Packing for reference. If the drive is not packed in the HDD package box with ESD bag and desiccant, maximum wet bulb 29°C is applied.

\*4 : 3.9 Bels are the maximum sound power levels with A-weighted. This value is specified at product shipment, except during power on, load, unload or power down. Clicking noise of magnet latch operation occurs at loading and unloading operation of the magnetic heads. Also, the clicking noise of the magnet latch occurs at emergency unloading operations. Measurements are to be taken in accordance with ISO 7779. At seek mode, randomly select a cylinder and seek operation of the actuator with a delay time at each cylinder. Seek rate for the drive can be calculated as shown below.

$$\text{Seek rate} = 0.4 / (\text{average access time} + \text{average latency}) = 0.4 / (\text{average access time} + 60 / \text{RPM} / 2)$$

\*5 :

**Caution** Data reliability is not to be used to compromise the host system data backup.

\*6 : These shock specifications are defined for each axis. For non-operating rotational shock, the specification is 50K radian/sec<sup>2</sup> or less (2 ms, half sine wave).

### 3.3 Drive Usage Condition Specifications

The drive is designed for usage under the following conditions. Since reliability and product life depends on usage conditions, please consult our sales representatives or application engineers if the drive may be operated outside these conditions.

- Power on hours (POH) : Less than 333 hours/month  
POH includes Sleep and Standby modes.  
The heads are unloaded during Power off, Standby, Sleep or Low Power Idle modes. The spindle motor is stopped during Standby and Sleep modes.
- Operating (Seek/Write : Less than 20% of POH  
Read operations)
- Motor Start/Stop Count : Max. 300,000 times. This number includes Standby, Sleep and power-on/off count.
- Environment : Within environmental specifications given in Table 3.2
- Power Requirement : Within DC power requirement specifications given in Table 3.1 "Principal Specifications"
- Drive Grounding : Drive frame should be grounded to system ground with four screws electrically. Grounding noise should be less than 500mVp-p. The grounding noise should be measured between electrical ground and system frame ground without the drive. Grounding AC current (measuring between two of side mounting holes) should be less than 50 mA<sub>p-p</sub> (Frequency Range: less than 20MHz). The grounding current should be measured through 50 ohm resistor.
- External Magnetic Field : Within specifications given in Table 3.2
- Mounting : Mount with recommended screws and regular torque.
- Physical/Electrical Interface: ATA-5
- Handling : Do not add Electrical Static Discharge, and Vibration and Shock to the drive.  
Do not press top cover and bottom PCBA surface of the drive.

### 3.4 Load/Unload Specifications

Load /Unload is a mechanism to load/unload the heads on the disk surfaces.

#### 3.4.1 Normal Load/Unload

Normal load/unload operations are limited to maximum 300,000 times during HDD life. The normal unload operation is performed by the following commands.

- Standby
- Standby Immediate
- Sleep

Also, the normal unload is automatically performed by control software, during Idle mode. The above normal unload time does not include an emergency unload as explained in Sec. 3.4.2.

#### 3.4.2 Emergency Unload

The emergency unload is occurred by unexpected power down, and is limited to maximum 20,000 times during HDD life. Since normal unload can not be performed by the software control after power off, the heads are unloaded by a hardware control. The maximum number of emergency unload is defined separately.

#### 3.4.3 Required Power Off Sequence

To operate the load/unload normally, the following BIOS sequence is required by Host system before power off.

**[Sequence #1]: Execute one of following commands.**

- Standby
- Standby Immediate
- Sleep

**Note:** Such as Soft Reset, Flush Cache command or Check Power Mode command does not unload the heads.

**[Sequence #2]: Check the Status Register, and wait the command complete.**

**Note:** The head is unload by the sequence #1 command, and the command completion normally takes about 400 ms. Considering the error retries, BIOS timer should be set to over 30 sec by the Host side.

**[Sequence #3]: Power off the drive**

Above sequence is required for the Host system at Power off, Suspend and Hibernation operations.

## 4.0 Installation

### 4.1 Installation Direction

The DK23EB-40 can be installed in the 6 directions as shown below.




Figure 4-1 Installation


## 4.2 Mounting HDD

### 4.2.1 Mounting HDD with screws

**Caution** Mount the HDD with the screws according to the following instruction to optimize the performance.

- (a) Mount the HDD with M3 screws. Take care not to add any distorting force to the HDD when mounting. Using 4 screws holes, secure the HDD.
- (b) Use screws with the following specifications when the HDD is mounted.
  - i) M3 (screw engagement of 2.5mm max)
  - ii) The torque for fixing the screws is  $3 \pm 0.5 \text{ kgcm}$  ( $2.6 \pm 0.4 \text{ lb. inch}$ )
- (c) Any distortion of HDD over 0.020mm should be avoided. Take care that the system chassis are flat enough.
- (d) Consider an appropriate cooling to keep the temperature of center of HDD top cover less than  $62^\circ\text{C}$ .
- (e) The inertia of the chassis around the Z-axis of the gravity center of the device must be more than  $7 \times 10^{-4} \text{ kg m}^2$ .

Note) In case of general Sub-Notebook PC (Weight: 1.7kg), the inertia of the chassis around the Z-axis of the gravity center of the device is greater than  $100 \times 10^{-4} \text{ kg m}^2$ . Therefore, the required inertia level has no problem with the general electronic equipment.




K6602743  
Rev.2  
02.12.'02

Figure 4-2 Mounting the HDD

## 4.2.2 Single HDD Test Condition

To optimize the performance, keep the following instructions.

- 1) For the Single HDD test, HDD should be placed on an ABS-sheet. HDD should be placed with no movement by external force min. 0.39N for X axis and Y-axis directions.
- 2) Don't place HDD on a soft sponge sheet or hard surface at HDD test. If the HDD is placed on the soft sponge sheet or slippery hard desk surface, the HDD has unstable conditions such as HDD self-vibration at seek operations or spindle motor rotation. It may cause performance reduction or some errors. Also, HDD floating by tension of I/F cabling may cause the similar symptom. The HDD should be placed without any floating. Don't test the HDD under these unstable conditions.
- 3) If the HDD cannot be fixed by the required holding torque above item 1), put a body weight on the HDD as shown in Figure 4-3. The body weight is provided for preventing the HDD movement or HDD floating by tension of I/F cabling.



Use the body weight as specified below.

Material : SS41 with ELP-coat

Weight : M=0.66kg

Inertia : I=7.3X10<sup>-4</sup> kg m


Figure 4-3 Single HDD Test Condition

### 4.2.3 Attention for HDD Installation

#### Caution

- (1) In case of steel plate installation on HDD cover side, the spacing between HDD cover and steel plate should be kept more than 2 mm. If this spacing is not kept for the steel plate, it may affect Load/Unload mechanism.
- (2) The PCBA side of the drive should be covered with insulation sheet if the active metal of host system may contact to the PCBA of the drive. If the insulation sheet is not provided for the possible contact of the live metal, failures may occur.
- (3) Do not push the bottom PCBA. It may cause catastrophic failures.

sheet




### 4.3 Device Address Setting (DRIVE 0/DRIVE 1)

When the device is connected to the host bus, Device address setting is necessary to configure a device as DRIVE 0 or DRIVE 1. The device address setting is established between drives on the interface connector by using jumper 0-2 (pin # A, B, D)


The DRIVE 0 is assigned to device address 0, and the DRIVE 1 is assigned to device address 1.

- 1) DRIVE 0 (or single)




If all of pins A,B, D are open, the drive is DRIVE 0(or single).

- 2) DRIVE 1



If jumper Position A-B is used, the drive is DRIVE 1.

- 3) CSEL Selection



If jumper Position B-D is used, DRIVE 0 or DRIVE 1 setting is determined by the condition of CSEL signal (pin# 28).

(Recommended type of jumper socket)  
 Vender: IRISO ELECTRONICS CO., LTD.  
 Vender Part Number: 9721HJ-GF

### 4.4 Dimensions




Figure 4-4 Dimensions (DK23EB-40)

## 5.0 Packing and Handling

### 5.1 Packing

**Caution** When you package the device, clean it and execute the following procedures to prevent humidity and handling damage.

- (1) Pack the device in an ESD protective bag with desiccant.
- (2) Use the original Hitachi cardboard box and the cushioning materials or equivalent cushioning structures to surround the above bag.
- (3) Never stack or package drives next to each other with at the proper cushion material separating them.
- (4) Indicate which side is upside or downside on the exterior of the package box and attach notes requesting careful treatment and preventing the box from being turned upside down.
- (5) Prevent excessive pressure from being applied on the top and bottom of the drive(top cover and PCBA side) when packing, unpacking, and transporting.
- (6) Remember, mishandling of a drive can void the drive's warranty.

**Caution** Prevent humidity when the drive is packed in a box.

## 5.2 Handling

**Caution** Mount the HDD with the screws according to the following instructions to optimize the performance.

It is necessary to prevent vibration, shock, and static electricity to the drive because it will damage the precision parts. In particular, prevent vibration or shock generated by dropping, knocking over, or hitting the drive. Also, avoid touching the electrical components directly, which can discharge electrostatic energy and damage the drive.




Figure 5-1

## 6.0 Interface

### 6.1 Power Interface

Only +5VDC power is applied to this Device. Figures 6-1 and 6-2 show power current transitions after turning on the power.

Typical Spin-up Current Transition




Figure 6-1 Power Current Transition

Typical Spin-up Current Transition with Retry




Figure 6-2 Power Current Transition with retries

## 6.2 Physical Interface

### 6.2.1 Connector

This device has a 2mm pitch interface connector which contains a power line. The connector location is shown in Figure 6-3.

Table 6.1 Connector Parts List

	Name	Parts number of recommended type
Interface cable side	Signal Connector Receptacle	Molex 87259-4413 or equivalent
	Cable	AWG#28 or equivalent
Drive side	Signal Connector Plug	Molex 87400-5005 or equivalent





Figure 6-3 Connector Location

## 6.2.2 Connector Pin Assignment

Figure 6-4 Pin Assignments



### 6.2.3 Description of the Interface Signals

The interface is an ATA(IDE) interface. Reserved pins should be left unconnected. The signal names and the pin numbers are shown in Figure 6-4 and Table 6.2. Table 6.2 shows signal definitions.

"I" of I/O type represents an input signal from the device and "O" represents an output signal from the device.

Table 6.2 Signal List(1/3)

Signal name	Pin	I/O type	Description						
RESET-	1	I	This is a reset signal output from the host system and to be used for interface logic circuit.						
DD0-DD15	3-18	I/O	This is a 16-bit bi-directional data bus. The lower 8 bits are used for register access other than data register.						
DIOW-	23	I	The rising edge of this Write Strobe signal clocks data from the host data bus into a register on the device.						
STOP *1			Assertion of this signal by the host during an Ultra DMA burst signals the termination of the Ultra DMA burst.						
DIOR-	25	I	Activating this Read Strobe signal enables data from a register on the device to be clocked onto the host data bus. The rising edge of this signal latches data at the host.						
HDMARDY- *1			This signal is a flow control signal for Ultra DMA Read. Host asserts this signal, and indicates that the host is ready to receive Ultra DMA Read data .						
HSTROBE *1			This signal is Write data strobe signal from the host for an Ultra DMA Write. Both the rising and falling edge latch the data from DD(15:0) into the device.						
IORDY	27	O	This signal is used to temporarily stop the host register access (read or write) when the device is not ready to respond to a data transfer request.						
DDMARDY- *1			This signal is a flow control signal for Ultra DMA Write. Device asserts this signal, and indicates that the device is ready to receive Ultra DMA Write data .						
DSTROBE *1			This signal is the data in strobe signal from the device for an Ultra DMA Read. Both the rising and falling edge latch the data from DD(15:0) into the host.						
CSEL	28	I	This signal is used to configure a device as either DRIVE 0 or DRIVE1 when CSEL mode is selected. This signal is pulled up inside the drive.						
			<table border="1"> <tr> <td>CSEL</td> <td>Drive address</td> </tr> <tr> <td>GND</td> <td>0</td> </tr> <tr> <td>OPEN</td> <td>1</td> </tr> </table>	CSEL	Drive address	GND	0	OPEN	1
CSEL	Drive address								
GND	0								
OPEN	1								

\*1: Signal name in Ultra DMA mode

Table 6.2 Signal List(2/3)

Signal name	Pin	I/O type	Description
INTRQ	31	O	This is an interrupt signal for the host system. This signal is asserted by a selected device when the nIEN bit in the Device Control Register is "0". In other cases, this signal should be a high impedance state.
IOCS16-	32	O	This signal indicates to the host that the 16-bit data port has been addressed and a 16-bit word can be read or written to the device.
DA0-2	33,35,36	I	This is a register address signal from the host system.
PDIAG-:CBLID- (*1)	34	I/O	<p>The PDIAG- signal is asserted by Device 1 to indicate to Device 0 that it has completed diagnostics. This signal is pulled up inside the device.</p> <p>The host may sample CBLID- after a power-on or hardware reset in order to detect the presence or absence of an 80-conductor cable assembly by performing the following steps:</p> <ol style="list-style-type: none"> <li>The host shall wait until the power on or hardware reset sequence is complete for all devices on the cable;</li> <li>If Device 1 is present, the host should issue IDENTIFY DEVICE or IDENTIFY PACKET DEVICE and use the returned data to determine that Device 1 is compliant with ATA-3 or subsequent standards. Any device compliant with ATA-3 or subsequent standards releases PDIAG- no later than after the first command following a power on or hardware reset sequence.</li> </ol> <p>If the host detects that CBLID- is connected to ground, an 80-conductor cable assembly is installed in the system. If the host detects that this signal is not connected to ground, an 80-conductor cable assembly is not installed in the system.</p>
CS0-	37	I	This device chip selection signal is used to select the Command Block Registers from the host system.
CS1-	38	I	This device chip selection signal is used to select the Control Block Registers from the host system.

\*1: PDIAG-:CBLID- (Passed diagnostics: Cable assembly type identifier)

Table 6.2 Signal List(3/3)

Signal name	Pin	I/O type	Description
DASP-	39	I/O	This signal indicates that a device is active or that Drive 1 is present when the power is turned on. Upon receipt of a command from the host, the device asserts this signal. At command completion, the device de-asserts this signal. However, When a sequential read command is received from the host, the device does not assert this signal.
DMARQ	21	O	The device shall assert this signal, used for DMA data transfers between host and device, when it is ready to transfer data.
DMACK-	29	I	The host in response to DMARQ to either acknowledge that data has been accepted, or that data is available shall use this signal.
JUMPER0,1,2	PIN-A,B,D	-	See Sec. 4.3 " Drive Address Setting (Drive 0/Drive 1)" for the detail.

The I/O signal levels are as follows.

(1) Input signal    High level    +2.0V to Vcc+0.5V  
                          Low level    -0.5V to +0.8V

(2) Output signal    High level    +2.4V to +5.25V or an open circuit  
                          Low level    +0.4V or less (IOL=2mA), +0.5V or less (IOL=12mA)

Note) The I/F cable should be no longer than 50cm(20 inches) including the circuit pattern length in the host system. If the cable length is not within this specification, it may cause factional degradations or some errors.

## 6.3 Logical Interface

### 6.3.1 I/O Registers

Communication between the host system and the device is done through I/O registers. The Command Block Registers are used for sending commands to the device or posting device status. The Control Block Registers are used for controlling the device or posting device status. The registers are listed in Table 6.3.

Table 6.3 Register List

Addresses					Functions	
CS0-	CS1-	DA2	DA1	DA0	READ(DIOR-)	WRITE(DIOW-)
Command Block Registers						
0	1	0	0	0	Data	Data
0	1	0	0	1	Error	Features
0	1	0	1	0	Sector Count	Sector Count
0	1	0	1	1	Sector Number	Sector Number
0	1	1	0	0	Cyl Low	Cyl Low
0	1	1	0	1	Cyl High	Cyl High
0	1	1	1	0	Device/Head	Device/Head
0	1	1	1	1	Status	Command
Control Block Registers						
1	0	1	1	0	Alt. Status	Device Control
Invalid or Not Used						
0	0	×	×	×	Invalid address	
0	1	×	×	×	Data bus high impedance (not used)	
1	0	0	×	×	Data bus high impedance (not used)	
1	0	1	0	×	Data bus high impedance (not used)	

'0' is low signal level. '1' is high signal level.

#### 6.3.1.1 Data register

A 16-bit register to be used for transferring data blocks between the HDD's data buffer and the host.

#### 6.3.1.2 Error register

This register stores device status when the last command has been completed or diagnostic codes when a self-diagnostic process has been completed. The contents of this register are valid when the error bit (ERR) is set in the Status Register. The contents of this register are diagnostic codes when the device has just completed a self-diagnostic process requested when turning on the power or resetting.

Bit	7	6	5	4	3	2	1	0
Name	ICRC	UNC	-	IDNF	-	ABRT	TK0NF	AMNF

- a) AMNF(Address Mark Not Found): This bit indicates that a data address mark is not found after the correct ID field is detected.
- b) TK0NF(Track 0 Not Found): This bit indicates that Track 0 is not found during the execution of the Recalibrate command.
- c) ABRT(Aborted Command): This bit indicates that execution of a command is interrupted due to a device error(e.g. Not Ready and Write fault) or an invalid command code.
- d) IDNF (ID Not Found): This bit indicates that an ID field of the requested sector is not found.
- e) UNC(Uncorrectable Data Error): This bit indicates that an uncorrectable error has occurred.
- f) ICRC(Interface CRC Error): This bit indicates that an interface CRC error was occurred. This bit is not applied for Multiword DMA transfers.

### 6.3.1.3 Features Register

By combining with the Set Features command, this register is used for enabling or disabling each feature.

### 6.3.1.4 Sector Count Register

This register contains the number of sectors of data requested to be transferred on a read or write operation. When a command has been completed and the value of this register is "0", it represents that the command has been executed successfully. If the command has not been executed successfully, this register indicates the number of the sectors yet to be processed. This definition cannot be applied to all commands. For more information on commands, refer to the corresponding sections.

### 6.3.1.5 Sector Number Register

This register contains the starting sector number for any disk data access. This number may be from 1 to the maximum number of sectors per track. In LBA mode, this register contains Bits 7-0 of the LBA.

### 6.3.1.6 Cylinder Low Register

This register contains the lower 8 bits of the starting cylinder address for any disk access. When a command has been executed; this register displays the currently specified cylinder number. In LBA mode, this register contains Bits 15-8 of the LBA.

### 6.3.1.7 Cylinder High Register

This register contains the higher 8 bits of the starting cylinder address for any disk access. When a command has been executed, this register displays the currently specified cylinder number. In LBA mode, this register contains Bits 23-16 of the LBA.

### 6.3.1.8 Device/Head Register

This register has the binary coded address of device and head selected. The head numbers begins with "0".

Bit	7	6	5	4	3	2	1	0
Name	-	L	-	DRV	HS3	HS2	HS1	HS0

- a) Bits HS3 to HS0 are head addresses to be selected. HS3 is the highest bit. The address of the currently selected head is displayed in this register when a command is completed. In case of LBA mode, these bits HS3 to HS0 are applied to LBA bits 27 to 24.
- b) DRV is a device selection bit. 0=DRV0, 1=DRV1
- c) L is the sector address mode select. 0=CHS mode, 1=LBA mode

### 6.3.1.9 Status Register

The current device status is reflected in this register. The contents are updated at the completion of each command. If BSY=1, no other bits in this register are valid. When BSY is cleared, the other bits in this register shall be valid within 400 ns. If the host reads this register when an interrupt is pending, it is considered to be the interrupt acknowledge, and the pending interrupt is then cleared.

Bit	7	6	5	4	3	2	1	0
Name	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

- a) ERR (Error): This bit indicates that an error occurs during the execution of a command. For more information, refer to the description of the Error register.
- b) IDX(Index): This bit is set once per disk revolution.
- c) CORR(Corrected Data): This bit indicates that a correctable error has occurred and data has been corrected. The data transfer is not interrupted.
- d) DRQ(Data Request): This bit indicates that the device is ready to transfer data between the host and the device.
- e) DSC(Device Seek Complete): This bit indicates that the device head is located on the specified track. If an error has occurred, the value of this bit is not changed until the host reads the Status register.
- f) DFW(Device Write Fault): This bit indicates that an error has occurred during a Write operation. If an error has occurred, the value of this bit is not changed until the host reads the Status register.
- g) DRDY(Device Ready): This bit indicates that the device is ready to respond any command. If an error has occurred, the value of this bit is not changed until the host reads the Status register. This bit is cleared when the power is turned on and then kept cleared until the device gets ready to accept any command.
- h) BSY(Busy): This bit is specified when the device accesses the Command Block Registers. When BSY is 1, the host cannot access the Command Block Registers. If the Command Block Registers are read when BSY is 1, all contents of the Status Register are returned.

### 6.3.1.10 Command Register

The command code is sent to this register. After it is written, execution begins.

### 6.3.1.11 Alternate Status Register

The information in this register is a duplicate of that in the Status Register. Reading this register will not clear the interrupt.

### 6.3.1.12 Device Control Register

This register includes the software reset bit and the interrupt enable bit.

Bit	7	6	5	4	3	2	1	0
Name	-	-	-	-	-	SRST	nIEN	'0'

- a) nIEN(Interrupt Enable): If the device is selected when nIEN is 0, the INTRQ signal is enabled. When nIEN is 1 or when the device is not selected, the INTRQ signal is in a high impedance state.
- b) SRST (Software Reset): When this bit is set, the device is reset. When this bit is cleared, the device exits from the reset state. When two devices are connected through one line in the daisy chain mode, they are reset simultaneously.

## 6.3.2 Commands

### 6.3.2.1 Command Summary

Commands are issued to the device first loading the Command Block Registers with any information needed for the command. Then a command code is written to the Command Register, which starts the execution of the command.

Table 6.4 Command Codes

Command Description	Protocol	Classes	Code	Parameter Setup				
				FR	SC	SN	CY	DH
<b>Read Commands</b>								
Read Buffer	PI	1	E4h					D
Read Sectors	PI	1	20h, 21h		V	V	V	V
Read Long	PI	1	22h, 23h		V	V	V	V
Read Multiple	PI	1	C4h		V	V	V	V
Read DMA	DM	1	C8h, C9h		V	V	V	V
Read Verify	ND	1	40h, 41h		V	V	V	V
<b>Write Commands</b>								
Write Buffer	PO	2	E8h					D
Write Sectors	PO	2	30h, 31h		V	V	V	V
Write Long	PO	2	32h, 33h		V	V	V	V
Write Multiple	PO	3	C5h		V	V	V	V
Write DMA	DM	3	CAh,CBh		V	V	V	V
Format Track	PO	2	50h		V		V	V
Flush Cache	ND	1	E7h					D
<b>Seek Commands</b>								
Recalibrate	ND	1	1Xh					D
Seek	ND	1	7Xh			V	V	V
<b>Mode Set/Check, Diagnostic</b>								
Execute Device Diagnostic	ND	1	90h					D
Initialize Device Parameters	ND	1	91h		V			V
Identify Device	PI	1	ECh					D
Set Features	ND	1	EFh	V				D
Set Multiple Mode	ND	1	C6h		V			D
<b>Power Control</b>								
Check Power Mode	ND	1	98h, E5h		V			D
Idle	ND	1	97h, E3h		V			D
Idle Immediate	ND	1	95h, E1h					D
Sleep	ND	1	99h, E6h					D
Standby	ND	1	96h, E2h		V			D
Standby Immediate	ND	1	94h, E0h					D

Table 6.4 Command Codes (Continued)

Command Description	Protocol	Classes	Code	Parameter Setup				
				FR	SC	SN	CY	DH
<b>SMART Commands</b>								
SMART Enable/Disable Auto Save	ND	1	B0h	D2h	V		V	D
SMART Save Attribute Values	ND	1	B0h	D3h			V	D
SMART Enable Operations	ND	1	B0h	D8h			V	D
SMART Disable Operations	ND	1	B0h	D9h			V	D
SMART Return Status	ND	1	B0h	DAh			V	D
SMART Enable/Disable Automatic Off-line	ND	1	B0h	DBh	V		V	D
SMART Execute Off-line Immediate	ND	1	B0h	D4h			V	D
SMART Read Log Sector	PI	1	B0h	D5h	V	V	V	D
SMART Write Log Sector	PO	3	B0h	D6h	V	V	V	D
<b>Security Commands</b>								
Security Disable Password	PO	3	F6h					D
Security Erase Prepare	ND	1	F3h					D
Security Erase Unit	PO	3	F4h					D
Security Freeze Lock	ND	1	F5h					D
Security Set Password	PO	3	F1h					D
Security Unlock	PO	3	F2h					D
<b>Protected Area Commands</b>								
Read Max Address	ND	1	F8h					D
Set Max Address	ND	1	F9h	00h	V	V	V	D
Set Max Set Password	PO	3	F9h	01h				D
Set Max Lock	ND	1	F9h	02h				D
Set Max Unlock	PO	3	F9h	03h				D
Set Max Freeze Lock	ND	1	F9h	04h				D
<b>Device Configuration Overlay</b>								
Device Configuration Restore	ND	1	B1h	C0h				D
Device Configuration Freeze Lock	ND	1	B1h	C1h				D
Device Configuration Identify	PI	1	B1h	C2h				D
Device Configuration Set	PO	3	B1h	C3h				D

PI : PIO Data In

ND : Non-Data

CY : Cylinder Registers

DH : Device/Head Register

FR : Features Register

V : Valid parameter register for this command

PO : PIO Data Out

DM : DMA Data In/Out

SC : Sector Count Register

SN : Sector Number Register

D : Only the Device parameter is valid.

### 6.3.2.2 Command BSY Timing

The manner in which a command is accepted varies by the three classes of command acceptance all predicated on the fact that to receive a command, BSY=0. The following describes by the conditions under which busy is set after receipt of a command.

Class1 - The device sets busy within 400 ns.

Class2 - The device will set BSY within 400 ns, then sets up the sector buffer for a write operation, then sets DRQ, and clears BSY within 400 ns of setting DRQ.

**Note:** DRQ may be set so quickly on classes 2 that the BSY transition is too short for BSY=1 to be recognized.

### 6.3.2.3 PIO Data In Commands

Execution includes the transfer of one or more 512 byte sectors of data from the device to the host.

- 1) The host writes any required parameters to the Features, Sector Count, Sector Number, Cylinder Low, Cylinder High, and Device/Head registers.
- 2) The host writes the command code to the Command Register.
- 3) The device sets BSY and prepares for data transfer.
- 4) When a sector(block) of data is available, the device sets DRQ and clears BSY prior to asserting INTRQ.
- 5) After detecting INTRQ, the host reads the Status Register, then reads one sector (block) of data via the Data Register. In response to the Status Register being read, the device negates INTRQ.
- 6) The device clears DRQ. If transfer of another sector (block) is required, the device also sets BSY and the above sequence is repeated from 4).

### 6.3.2.3.1 Identify Device [ECh]

The Identify Device command enables the host to receive parameter information from the device. When the command is issued, the device sets BSY, stores the required parameter information in the sector buffer, sets DRQ, and generates an interrupt. The host then reads the information from the sector buffer through the Data Register. The parameter words are defined in Table 6.5 and 6.6. All reserved bits or words shall be zero.

Table 6.5 Identify Device Information

Word	Description	Value (HEX.)
0	General configuration	045Ah
1	Number of logical cylinders	See table 6.6
2	Specific configuration	C837h
3	Number of logical heads	See table 6.6
4 – 5	Retired	0000h
6	Number of logical sectors per logical track	See table 6.6
7-9	Vendor specific	
10-19	Serial number (20 ASCII characters)	
20	Retired	0003h
21	Retired	0400h
22	Number of ECC bytes passed on READ/WRITE LONG commands	0004h
23-26	Firmware revision(8 ASCII Characters)	
27-46	Model number(40 ASCII Characters) DK23EB-40: "HITACHI_DK23EB-40"	
47	Number of sectors on multiple commands Bit 15 - 8 80h (fixed) Bit 7 - 0 Number of sectors on multiple command	8010h
48	Double word I/O not supported 0000h = cannot perform double word I/O 0001h = can perform double word I/O	0000h
49	Capabilities Bit 15 – 14 0 = Reserved Bit 13 1 = Standby timer values as specified in ATA-2 specification supported Bit 12 0 = Reserved Bit 11 1 = IORDY supported Bit 10 1 = IORDY can be disabled Bit 9 1 = LBA supported Bit 8 1 = DMA supported Bit 7 – 0 Vendor Specific	0B00h

Table 6.5 Identify Device Information (Continued)

Word	Description	Value (HEX.)
50	Capabilities Bit 15    0 (fixed) Bit 14    1 (fixed) Bit 13 - 1   0 = Reserved Bit 0      1 = Standby timer value is equal to or greater than 5 minutes. Reserved.	4000h
51	Bit 15 - 8   PIO data transfer cycle timing mode Bit 7 - 0    Vendor Specific	0200h
52	Obsolete	0000h
53	Field validity Bit 15 - 3   0 = Reserved Bit 2        1 = The field reported in word 88 is valid Bit 1        1 = The fields reported words 64-70 are valid Bit 0        1 = The fields reported words 54-58 are valid	0007h
54	Number of current cylinders	
55	Number of current heads	
56	Number of current sectors per track	
57-58	Current capacity in sectors	
59	Multiple sector setting Bit 15-90 = Reserved Bit 8        1 = Multiple sector setting is valid Bit 7 - 0 Current setting for number of sectors that can be transferred per interrupt on R/W MULTIPLE command	
60-61	Total addressable LBA	See table 6.6
62	Obsolete	0000h
63	Multi-word DMA transfer Bit 15 - 8    Multi-word DMA transfer mode active Bit 7 - 0 Multi-word DMA transfer mode supported	
64	Flow control PIO transfer Modes supported Bit 15 - 2    0 = Reserved Bit 1        1 = PIO Mode 4 supported Bit 0        1 = PIO Mode 3 supported	0003h
65	Minimum Multi-word DMA Transfer Cycle Time Per Word(ns)	0078h
66	Manufacturer's Recommended Multi-word DMA Cycle Time(ns)	0078h
67	Minimum PIO Transfer Cycle Time without Flow Control(ns)	00F0h
68	Minimum PIO Transfer Cycle Time with IORDY(ns)	0078h
69-74	Reserved	0000h
75	Queue Depth Bit 15 - 5   0 = Reserved Bit 4 - 0    Maximum queue depth	0000h
76-79	Reserved	0000h

Table 6.5 Identify Device Information (Continued)

Word	Description	Value (HEX.)
80	ATA Interface Major Version Number Bit 15 - 6 Reserved for ATA-6 - 14 Bit 5 1 = Supports ATA-5 Bit 4 1 = Supports ATA-4 Bit 3 1 = Supports ATA-3 Bit 2 1 = Supports ATA-2 Bit 1 Obsolete Bit 0 Reserved	003Ch
81	ATA Interface Minor Version Number	0013h
82	Command Set Supported 0000h or FFFFh = Command set notification not supported Bit 15 0 = Reserved Bit 14 1 = NOP command supported Bit 13 1 = READ BUFFER command supported Bit 12 1 = WRITE BUFFER command supported Bit 11 0 = Reserved Bit 10 1 = Host Protected Area feature set supported Bit 9 1 = DEVICE RESET command supported Bit 8 1 = SERVICE interrupt supported Bit 7 1 = Release interrupt supported Bit 6 1 = Look-ahead supported Bit 5 1 = Write cache supported Bit 4 1 = Supports PACKET command feature set Bit 3 1 = Supports power management feature set Bit 2 1 = Supports removable feature set Bit 1 1 = Supports security feature set Bit 0 1 = Supports SMART feature set	746Bh
83	Command set supported 0000h or FFFFh = Command set notification not supported Bit 15 0 (fixed) Bit 14 1 (fixed) Bit 13 1 = Flush cache EXT command supported Bit 12 1 = Flush cache command supported Bit 11 1 = Device configuration overlay feature set supported Bit 10 1 = 48-bit Address feature set supported Bit 9 1 = Automatic Acoustic Management Bit 8 1 = SET MAX security extension supported Bit 7 1 = Address offset mode feature supported Bit 6 1 = SET FEATURES subcommand required to spin-up after power-up Bit 5 1 = Power-up in standby feature set supported Bit 4 1 = Removable Media Status Notification feature set supported Bit 3 1 = Advanced Power Management feature set supported Bit 2 1 = CFA feature set supported Bit 1 1 = READ/WRITE DMA QUEUED supported Bit 0 1 = DOWNLOAD MICROCODE command supported	5988h

Table 6.5 Identify Device Information (Continued)

Word	Description	Value (HEX.)
84	<p>Command set/feature supported extension                      0000h or FFFFh = Command set notification not supported</p> <p>Bit 15 0 (fixed)                      Bit 14 1 (fixed)                      Bit 13 - 2 0 = Reserved                      Bit 1 1 = SMART Self-test supported                      Bit 0 1 = SMART error logging supported</p>	4003h
85	<p>Command set/feature enabled                      0000h or FFFFh = Command set notification not supported</p> <p>Bit 15 0 = Reserved                      Bit 14 1 = NOP command supported                      Bit 13 1 = READ BUFFER command supported                      Bit 12 1 = WRITE BUFFER command supported                      Bit 11 0 = Reserved                      Bit 10 1 = Host Protected Area feature set supported                      Bit 9 1 = DEVICE RESET command supported                      Bit 8 1 = SERVICE interrupt enabled                      Bit 7 1 = Release interrupt enabled                      Bit 6 1 = Look-ahead enabled                      If word 85 bit 6 is set to one, read look-ahead has been enabled via SET FEATURE command.</p> <p>Bit 5 1 = Write cache enabled                      If word 85 bit 5 is set to one, write cache has been enabled via SET FEATURE command.</p> <p>Bit 4 1 = Supports PACKET command feature set                      Bit 3 1 = Supports power management feature set                      Bit 2 1 = Supports removable feature set                      Bit 1 1 = Supports Security Mode feature enabled                      If word 85 bit 1 is set to one, the Security Mode feature has been enabled via SECURITY SET PASSWORD command.</p> <p>Bit 0 1 = Supports SMART feature enabled                      If word 85 bit 0 is set to one, the SMART feature set has been enabled via SMART ENABLE OPERATIONS command.</p>	7468h (at shipment)

Table 6.5 Identify Device Information (Continued)

Word	Description	Value (HEX.)
86	<p>Command set/feature enabled</p> <p>0000h or FFFFh = Command set notification not supported</p> <p>Bit 15 –14 0 = Reserved</p> <p>Bit 13 1 = Flush cache EXT command supported</p> <p>Bit 12 1 = Flush Cache command supported</p> <p>Bit 11 1 = Device Configuration Overlay supported</p> <p>Bit 10 1 = 48-bit Address features set supported</p> <p>Bit 9 1 = Automatic Acoustic Management feature set enabled</p> <p>Bit 8 1 = SET MAX security extension enabled by SET MAX PASSWORD</p> <p>Bit 7 1 = Address offset mode feature enabled</p> <p>Bit 6 1 = SET FEATURES subcommand required to spin-up after power-up</p> <p>Bit 5 1 = Power-up in standby feature set enabled</p> <p>Bit 4 1 = Removable Media Status Notification feature set enabled</p> <p>Bit 3 1 = Advanced Power Management feature set enabled</p> <p>Bit 2 1 = CFA feature set supported</p> <p>Bit 1 1 = READ/WRITE DMA QUEUED supported</p> <p>Bit 0 1 = DOWNLOAD MICROCODE command supported</p>	1808h
87	<p>Command set/feature default</p> <p>0000h or FFFFh = Command set notification not supported</p> <p>Bit 15 0 (fixed)</p> <p>Bit 14 1 (fixed)</p> <p>Bit 13 – 2 0 = Reserved</p> <p>Bit 1 1 = SMART self-test supported</p> <p>Bit 0 1 = SMART error logging supported</p>	4003h
88	<p>Ultra DMA transfer</p> <p>Bit 15 – 14 0 = Reserved</p> <p>Bit 13 0 = Ultra DMA mode 5 is selected</p> <p>Bit 12 0 = Ultra DMA mode 4 is selected</p> <p>Bit 11 0 = Ultra DMA mode 3 is selected</p> <p>Bit 10 0 = Ultra DMA mode 2 is selected</p> <p>Bit 9 0 = Ultra DMA mode 1 is selected</p> <p>Bit 8 0 = Ultra DMA mode 0 is selected</p> <p>Bit 7 – 6 0 = Reserved</p> <p>Bit 5 0 = Ultra DMA mode 5 and below are supported</p> <p>Bit 4 0 = Ultra DMA mode 4 and below are supported</p> <p>Bit 3 0 = Ultra DMA mode 3 and below are supported</p> <p>Bit 2 0 = Ultra DMA mode 2 and below are supported</p> <p>Bit 1 0 = Ultra DMA mode 1 and below are supported</p> <p>Bit 0 0 = Ultra DMA mode 0 and below are supported</p>	XX3Fh
89	<p><u>Time required for security erase unit completion</u></p> <p>Word 89 specifies the time required for the SECURITY ERASE UNIT command to completion. If word 90 is 0000h, the time is not specified. SECURITY ERASE UNIT completion time = value x 2[minutes]</p>	00XXh
90	<p><u>Time required for enhanced security erase unit completion</u></p> <p>Word 90 specifies the time required for the ENHANCED SECURITY ERASE UNIT command to completion. ENHANCED SECURITY ERASE UNIT completion time = value x 2[minutes]. If Word 90 is 0000h, the time is not specified.</p>	00XXh



Table 6.5 Identify Device Information(Continued)

Word	Description	Value (HEX.)
127	Removable Media Status Notification feature set support Bit 15 – 2 0 = Reserved Bit 1 – 0 00 = Removable Media Status Notification feature set not support 01 = Removable Media Status Notification feature supported 10 = Reserved 11 = Reserved	0000h
128	Security Status Bit 15 – 9 Reserved Bit 8 Security level 0 = High, 1 = Maximum Bit 7 – 6 Reserved Bit 5 1 = Enhanced security erase supported Bit 4 1 = Security count expired Bit 3 1 = Security frozen Bit 2 1 = Security locked Bit 1 1 = Security enabled Bit 0 1 = Security supported	0XXXh
129-159	Vendor Specific	
160-254	Reserved	0000h
255	Integrity Word Bit 15 - 8 Checksum. The checksum is the two's complement of the sum of all bytes in word 0 through 254 and the byte consisting of bit 7:0 in word 255. Each byte is added with unsigned arithmetic, and overflow is ignored. Bit 7 - 0 Signature Code "A5h"	XXA5h

Table 6.6 Identify Device information (Addressing)

Model	Word 1 Number of CYL.	Word 2 Number of HD	Word 3 Number of SPT	Word 60•61 *1 Total LBA
DK23EB-40	16383 *2 (3FFFh)	16 (0010h)	63 (3Fh)	78,140,160 (4A8 5300h)

\*1: Words 60-61 reflect the total number of user addressable sectors in LBA mode.

\*2. Maximum capacity in CHS mode is 8,455MB.

#### **6.3.2.3.2 Read Buffer [E4h]**

The Read Buffer command enables the host to read the current contents of the device's sector buffer. When this command is issued, the device sets BSY, sets up the sector buffer for a read operation, sets DRQ, clears BSY, and generates an interrupt. The host then reads up to 512 bytes of data from the sector buffer.

#### **6.3.2.3.3 Read Sectors [20h, 21h]**

This command reads sectors as specified in the Sector Count Register. The read operation begins at the sector specified in the Sector Number Register. An implied seek is done if needed, after which the device searches for the target sector. If the target sector is not found within two index periods, then with retries disabled an ID Not Found Error is posted, but with retries other attempts are made to try and read the target sector. DRQ is set prior to data transfer regardless of the presence or absence of an error condition. At command completion, the Command Block Registers contain the cylinder, head, and sector numbers of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head, and sector numbers where the error occurred.

#### **6.3.2.3.4 Read Long [22h, 23h]**

The Read Long command performs similarly to the Read Sectors command except that it returns the data and the ECC bytes contained in the data field of the desired sector. During a Read Long command, the device does not check the ECC bytes to determine if there has been a data error. Only single sector read long operations are supported. The number of ECC bytes transferred will be 4 Bytes (Default). If the ECC transfer length is changed by Feature register 44h, 58 bytes of ECC will be transferred.

#### **6.3.2.3.5 Read Multiple [C4h]**

This command is similar to the Read Sectors command, except interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command. The number of sectors defined by a Set Multiple command is transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector. The Set Multiple Mode command, which must be executed prior to the Read Multiple command, sets the block count of sectors to be transferred. When the Read Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer for  $n$  sectors, where  $n = \text{residue of } \{\text{Sector Count}/\text{Sector Count per Block}\}$ . Disk errors encountered during Read Multiple commands are posted at the beginning of the block or partial block transfer, but DRQ is still set and the data transfer should be executed as it normally would, including transfer of corrupted data, if any. Subsequent blocks or partial blocks are transferred only if the error was a correctable data error. All other errors cause the command to stop after transfer of the block that contained the error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

#### **6.3.2.4 PIO Data Out Commands**

Execution includes the transfer of one or more 512-byte sectors of data from the host to the device.

- 1) The host writes any required parameters to the Features, Sector Count, Sector Number, Cylinder Low, Cylinder High, and Device/Head Registers.
- 2) The host writes the command code to the Command Register.
- 3) The device sets the DRQ when it gets ready to accept the first sector(block) of data.
- 4) The host writes one sector block of data to the Data Register.
- 5) The device clears DRQ and sets BSY.
- 6) When the device has processed the sector(block), it clears BSY and set the INTRQ signal to "ON". The device sets DRQ again if another sector is required to transfer.
- 7) After detecting INTRQ, the host reads the Status Register.
- 8) The device clears the interrupt.
- 9) If another sector(block) is required to be transferred, the above steps 3) to 8) are repeated.

##### **6.3.2.4.1 Write Buffer [E8h]**

This command allows the host to write 512 bytes of data to the sector buffer of the device. When the Write Buffer command and the Read Buffer command are issued consecutively, the same data is read.

##### **6.3.2.4.2 Write Sectors [30h, 31h]**

This command writes sectors as specified in the Sector Count Register, beginning at the specified sector. An implied seek is done if needed, after which the device searches for the target sector. If the target sector is not found within two index periods, then with retries disabled, an ID Not Found Error is posted, but with retries enabled, other attempts are made to try and read the target sector. After correctly reading a target sector, the data in the sector buffer is written to the device, followed by the ECU bytes. At command completion, the Command Block Registers contain the cylinder, head, and sector numbers of the last sector written. If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The command Block Registers contain the cylinder, head, and sector numbers of the sector where the error occurred.

##### **6.3.2.4.3 Write Long [32h, 33h]**

This command is similar to the Write Sectors command, except that it writes the data and the ECC bytes directly from the host; the device does not generate the ECC bytes itself. Only single sector Write Long operations are supported. The transfer of the ECC bytes shall be 8-bits wide. The number of ECC bytes transferred will be 4 bytes (Default). If the ECC transfer length is changed by Features Register = 44h, 58 bytes of ECC will be transferred.

##### **6.3.2.4.4 Write Multiple [C5h]**

This command is similar to the Write Sectors command, except interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by the Set Multiple command. The number of sectors defined by the Set Multiple command is transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector. The Set

Multiple Mode command, which must be executed prior to the Write Multiple command, sets the block count of sectors to be transferred. When the Write Multiple command is issued, the Sector count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sector is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The Partial block transfer shall be for n sectors, where n = residue of {Sector Count/(Sector Count per Block)} Disk errors encountered during Write Multiple commands are posted after the attempted disk write of the block or partial block transferred. The write operation ends with the sector in error, regardless of the position in the block. Subsequent blocks are not transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of transfer of each block, except first block.

#### 6.3.2.4.5 Format Track [50h]

This command provides a means to mark a sector as bad or to reassign it logically. The logical track address is specified in the Cylinder High and Cylinder Low Registers, and the number of sectors is specified in the Sector Count Register. When the command is accepted, the device sets the DRQ bit and waits for the host fill the sector buffer. When the sector buffer is filled with 512 bytes of data, the device clears DRQ, sets BSY, and begins the command execution. One 16-bit word of format table data represents each formatting method of sectors. The words are contiguous from the start of a sector. If the format table data remains below 512 bytes after words of the last sector are entered, the buffer should be filled with "0" DD15-8 contains the sector number, and DD7-0 contains one of the descriptor values defined as follows.

Code	Formatting method
00h	Formats a sector as good

This command is used only in the Physical mode, but the Physical mode is not released. If the device is not in the Physical mode, the device executes a vendor specific operation.

#### 6.3.2.5 Non-Data Commands

Execution of these commands does not involve any data transfer.

- 1) The host writes any required parameters to the registers.
- 2) The host writes the command code to the Command Registers.
- 3) The device sets BSY.
- 4) When the device has completed processing, it clears BSY and asserts INTRQ.
- 5) The host reads the Status Register.
- 6) The device negates INTRQ.

##### 6.3.2.5.1 Initialize Device Parameters [91h]

These parameters allow the host to set the number of sectors per track and the number of heads per cylinder. Upon receipt of the command, the device sets BSY, saves the specified parameters, clears BSY, and generates an interrupt. The only two register values that this command uses are the Sector Count Register that specifies the number of sectors per track, and the Device/Head Register that specifies the number of heads minus 1. The DRV bit is used for selecting a device. The sector count and head values are not checked for validity by this command. If they are invalid, no error will be posted until an illegal access is made by some other command.

### 6.3.2.5.2 Read Verify [40h, 41h]

This command is same as the Read Sectors command, except that DRQ is never set and no data is transferred to the host. When the requested sectors have been verified, the device clears BSY and generates an interrupt. Upon command completion, the Command Block Registers contain the cylinder, head, and sector numbers of the last sector verified. If an error occurs, the verify terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head, and sector numbers of the sector where the error occurred. The Sector Count Register shall contain the number of sectors not yet verified.

### 6.3.2.5.3 Recalibrate [1Xh]

This command performs a physical seek to track 0. Upon receipt of the command, the device sets BSY and issues a seek to cylinder 0. The device then waits for the seek to complete before updating status, clearing BSY, and generating an interrupt. If the device cannot reach cylinder 0, a Track Not Found error is posted.

### 6.3.2.5.4 Seek [7Xh]

This command indicates a logical seek to the track and head specified in the Command Block Registers. The device will set DSC=1 after the seek has Completed. If another command is issued to the device while a seek is being executed, the device sets BSY=1, waits for the seek to complete, and then begins execution of the command.

### 6.3.2.5.5 Set Features [EFh]

This command is used to specify the parameters shown in Tables 6.7 and 6.8.

Table 6.7 Set Feature Register Definition

Code *1	Description	Default
03h	Set transfer mode based on value in Sector Count register *2	
05h	Enable Advanced Power management *3	√
09h	Enable Address Offset Mode *4	
33h	Disable retries	
44h	Enable Vendor Unique ECC Byte Length(24 bytes) transfer	
55h	Disable read look-ahead feature	
66h	Disable reverting to power on defaults	√
77h	Disable ECC	
85h	Disable Advanced Power management *3	
88h	Enable ECC	√
89h	Disable Address Offset Mode *4	
99h	Enable retries	√
AAh	Enable read look-ahead feature	√
BBh	Enable 4 bytes ECC transfer	√
CCh	Enable reverting to power on defaults	
02h	Enable write cache	√
82h	Disable write cache	

\*1: If the code is not supported, the device returns Aborted Command Error.

\*2: See Table 6.8.

\*3: See Sec. 6.3.2.6.2 Advanced Power Management for the details.

\*4: See Sec. 6.3.10.2 Address Offset Feature for the details.

Table 6.8 Transfer mode code definition

SC	Transfer Mode
2Xh	<u>Multi-Word DMA Mode (X: 0, 1, 2):</u> Mode 0: 4.1 MB/sec Mode 1: 13.3 MB/sec Mode 2: 16.6 MB/sec
4Xh	<u>Ultra DMA Mode (X: 0, 1, 2, 3, 4, 5):</u> Mode 0: 16.6 MB/sec Mode 1: 25.0 MB/sec Mode 2: 33.3 MB/sec Mode 3: 44.4 MB/sec Mode 4: 66.6 MB/sec Mode 5: 100.0 MB/sec

SC = Sector Count Register

#### 6.3.2.5.6 Set Multiple Mode [C6h]

This command allows the device to specify the number of sectors per block to perform Read Multiple and Write Multiple operations. The Sector Count Register is loaded with the number of sectors per block. Block sizes of 2, 4, 8, and 16 sectors are supported. Upon receipt of the command, the device sets BSY=1 and checks the Sector Count Register. If the Sector Count Register contains a valid value, then the value is loaded for all subsequent Multiple commands and execution of those commands is enabled. If an invalid value is specified, an Aborted Command error is posted and execution of the Multiple commands is disabled. The Multiple commands cannot be executed in the default mode at power on or after a hardware reset.

#### 6.3.2.5.7 Execute device diagnostic [90h]

This command allows the device to perform a self-diagnostics. When DRV0 and DRV1 are connected in the daisy chain mode, this command is executed for both of the devices. When the device receives this command, it sets BSY=1 and executes the self-diagnostic operation. Then the device registers the diagnostic result in the Error register, clears BSY, and generates an interrupt.

Table 6.9 Diagnostic Codes

Code	Contents
01	No Error
02	Controller error
03	Sector buffer error
05	CPU error
8X	DRV1 error

### 6.3.2.5.8 Flush Cache [E7h]

The Flush Cache command is to check the device if write cache data were written on the disk or not. BSY is set until all write cache data are written on the disk or a write error is occurred. Maximum time to write the cache data on the disk is 30 seconds.

Task File Registers	7	6	5	4	3	2	1	0
Command	E7h							
Cylinder High	XX							
Cylinder Low	XX							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	XX							

DRV : Device selection bit

0 : DRV0

1:DRV1

In case of Write Fault, the command is aborted and Status Register bit 5 DWF(Device Write Fault) is set to one. For Device/Head Register bit 6 LBA=0(CHS mode), a logical CHS address, which had the first error during write cache, is reported on Task File Register. For Device/Head Register bit 6 LBA=1(LBA mode), a LBA address, which had the first error during write cache, is reported on Task File Register.

### 6.3.2.6 Power Commands

#### 6.3.2.6.1 Power Management

Supported commands and functions:

- Idle command
- Idle Immediate command
- Sleep command
- Standby command
- Standby Immediate command
- Advanced Power management(APM)\*
- Standby timer

##### (1) Low power consumption modes

The drive supports the following low power consumption modes.

**Active mode :** The spindle motor is rotated. Seek and Read/Write operations are activated. However, the power mode is moved to Low Power Active mode if the host does not issue any command within 200 ms after previous command completion. The Low Power Active mode is a low power consumption mode cutting the power of the drive control circuit, but the drive is keeping the active state of Seek and Read/Write operations.

**Idle mode:** Refer to Sec. 6.3.2.6.2 “Advanced Power Management”.

**Standby mode:** State of ready to receive commands. State of ready to receive commands, but the spindle motor is stopped. If the device receive a command with seek operation, the spindle motor is rotated and the command is executed.

**Sleep mode:** This mode is the lowest power mode. The spindle motor is stopped. The device cannot receive the command except Hardware Reset and Software Reset.

##### (2) Standby/Sleep command Operation

Standby, Standby Immediate and Sleep commands are executed with the following process.

- Wait write command completion
- Unload heads
- Clear BSY bit and enable INTRQ signal
- Stop the spindle motor
- Move to a low power mode

### (3) Standby Timer

Standby timer is provided for automatic power saving control. The device automatically moves to the Standby mode if the host does not issue a command within the timer period. The Standby timer is disabled at power-on. The Standby timer value is changeable using Idle and Standby commands. The timer can be set up to 30 minutes.

### 6.3.2.6.2 Advanced Power Management

The host can select the power saving control pattern by Advanced Power management (APM). The device performs an intelligent power saving control based on the selected pattern by host.

Using Set Feature command and Sector Count register can set the APM operation mode. The Sector count value is related to the performance level and the power consumption level. If the Sector Counter value is set to 01h, the power consumption is getting better, but the performance is getting worse. If the large Sector Count is set to FEh, the performance is getting better sacrificing the power consumption. The device has five levels of APM operation mode (APM mode 0, 1, 2, 3 and 4) depending on the Sector Counter values from 01h to FEh.

#### (1) Command Set

Using the following command, the APM control can be set the mode and reset the mode.

- Set Feature command, Enable Advanced Power Management sub-command.  
(Command Code = EFh, Features = 05h)
- Set Feature command, Disable Advanced Power Management sub-command.  
(Command Code = EFh, Features = 85h)

The Enable Advanced Power Management sub-command enables the APM operation set by the Sector Count register. The Disable Advanced Power Management sub-command disables the APM operation. If the APM operation is disabled, the device performs APM mode 0.

The APM mode can be confirmed by Identify Device command as follows:

- Identify Device Information Word 83 Bit 3: This bit is always set to "1" and indicates the APM operation is supported.
- Identify Device Information Word 86 Bit 3: IF this bit is set to "1", it indicates the APM operation is enabled.
- Identify Device Information Word 91: This word reports an operation mode set by Set Feature command and Enable Advanced Power Management sub-command.

## (2) Active Idle Mode/Low Power Idle Mode

The device supports two kind of sub-Idle modes called Active Idle mode and Low Power Idle mode. Selecting the APM mode, the power consumption can be reduced.

- Active Idle mode: Heads are loaded, and kept on outer cylinder.
- Low Power Idle mode: Heads are unloaded outside of the disk platters and the spindle motor is rotating. This mode is lower power mode than Active Idle mode.

## (3) Low Power Consumption Mode Transition

Table 6.10 Low Power Consumption Mode Transition Time

Operation Mode	APM Value *1	Operation
APM Mode 0	C0h - FEh	Move to Low Power Idle mode
APM Mode 1	A0h – BFh	Move to Low Power Idle mode
APM Mode 2	80h – 9Fh	Move to Low Power Idle mode (Power on Default)
APM Mode 3	20h – 7Fh	Move to Standby mode *2
APM Mode 4	01h – 1Fh	

\*1: This value is set by Sector Count register of Enable Advanced power management sub-command. If non-defined values 00h and FFh are set, the device returns Aborted command.

\*2: APM function does not affect on the Standby timer value. The Standby timer and the Standby mode transition control of APM function is operated independently.

### 6.3.2.6.3 Check Power Mode [98h, E5h]

This command posts the power mode of the device. If the device is in, going into, or recovering from the Standby Mode, it shall set BSY and set the Sector Count Register to 00h. The device then clears BSY and generates an interrupt. If the device is in the Idle Mode, the device shall set BSY, set the Sector Count Register to FFh, clear BSY, and generate an interrupt. If the device is in the Active Mode or Low Power Active Mode, the device shall set BSY, set the Sector Count Register to FFh, clear BSY, and generate an interrupt.

#### 6.3.2.6.4 Idle [97h, E3h]

This command causes the device to enter to the Idle Mode. The Sector Count Register sets the standby timer value. By the power on default, the Standby timer is disabled.

Sector Count Value	Standby Timer Value
SC = 0	Disabled
$0 < SC \leq 240$	SC X 5 sec (5 sec to 20 minutes)
$241 < SC \leq 251, 253$	30 minutes
252	21 minutes
254, 255	21 minutes 15 sec
Default (Power on)	Disabled

#### 6.3.2.6.5 Idle Immediate [95h,E1h]

This command causes the device to set BSY, enter the Idle Mode, clear BSY, and generate an interrupt. The interrupt is generated even though the device may not have full transition to the Idle mode.

#### 6.3.2.6.6 Sleep[99h,E6h]

This command causes the device to be spun down and enter the Sleep Mode. When the rotation stops, BSY is cleared, an interruption is generated, and the interface becomes inactive. Software reset or hardware reset allows the device to recover from the Sleep Mode.

#### 6.3.2.6.7 Standby [96h, E2h]

This command causes the device to enter the Standby mode. The Sector Count Register sets the standby timer value. By the power on default, the Standby timer is disabled.

Sector Count Value	Standby Timer Value
SC = 0	Disabled
$0 < SC \leq 240$	SC X 5 sec (5 sec to 20 minutes)
$241 < SC \leq 251, 253$	30 minutes
252	21 minutes
254, 255	21 minutes 15 sec
Default (Power on)	Disabled

#### 6.3.2.6.8 Standby Immediate [94h, E0h]

This command causes the device to be spun down and enter the Standby Mode. The device may return an interrupt before it has complete transition to the Standby Mode.

### **6.3.2.7 DMA Data In/Out Commands**

The Read DMA and Write DMA commands execute data transfer using the slave-DMA channel.

The host is required to enable the slave-DMA feature, if using these commands.

- 1) The host initializes the slave-DMA feature, if using these commands.
- 2) The host write any required parameters to the Features, Sector Count, Sector Number, Cylinder low, Cylinder High, and Device/Head registers.
- 3) The host writes the command code to the Command Register.
- 4) The device sets the DMARQ when it gets ready to transfer.
- 5) The slave-DMARQ channel qualifies data transfers to and from the device with DMARQ. The register contents are not valid during a DMA Data Phase.
- 6) The device generates the interrupt to the host, when the data transfer has completed.
- 7) The host resets the slave-DMA channel.
- 8) The host reads the Status Register. In response to the Status Register being read, the device negates INTRQ.

#### **6.3.2.7.1 Read DMA [C8h, C9h]**

This command executes in a similar manner to the Read Sectors command except for the following.

- The host initializes a slave-DMA channel prior to issuing the command.
- Data transfers are qualified by DMARQ and are performed by the slave-DMA channel.
- The device issues only one interrupt per command indicating that data transfer has terminated and status is valid.

If an error occurs, the read terminates at the sector where the error occurred. The command Block Registers contain the cylinder, head, and sector numbers where the error occurred.

#### **6.3.2.7.2 Write DMA [CAh, CBh]**

This command executes in a similar manner to the Write Sectors command except for the followings.

- The host initializes a slave-DMA channel prior to issuing the command.
- Data transfers are qualified by DMARQ and are performed by the slave-DMA channel.
- The device issues only one interrupt per command to indicate that data transfer has terminated and status is valid.

If an error occurs, the write terminates at the sector where the error occurred. The command Block Registers contain the cylinder, head, and sector numbers where the error occurred.

### 6.3.2.8 SMART Feature

The intent of self-monitoring, analysis, and reporting technology (SMART) is to protect user data and minimize the likelihood of unscheduled system downtime that may be caused by predictable degradation and/or fault of the device. By monitoring and storing critical performance and calibration parameters, SMART devices attempt to predict the likelihood of near-term degradation or fault condition. Providing the host system the knowledge of a negative reliability condition, allows the host system to warn the user of the impending risk of a data loss and advise the user of appropriate action. Support of this feature set is indicated in bit 0 of word 82 of the Identify Device response.

The SMART commands use a single command code and are differentiated by the value placed in the Features register. The commands supported by this feature set are:

- SMART Enable Operations
- SMART Disable Operations
- SMART Return Status
- SMART Enable/Disable Attribute AUTOSAVE
- SMART Save Attribute Values
- SMART Enable/Disable Automatic Off-line
- SMART Execute Off-line Immediate
- SMART Read Log Sector
- SMART Write Log Sector

#### 6.3.2.8.1 Attribute Parameters

Attributes are the specific performance or calibration parameters that are used in analyzing the status of the device. Attributes are selected by the device manufacturer based on that attribute's ability to contribute to the prediction of degrading or fault conditions for that particular device. The specific set of attributes being used and the identity of these attributes is vendor specific and proprietary.

Attribute values are used to represent the relative reliability of individual performance or calibration attributes. Higher attribute values indicate that the analysis algorithms being used by the device are predicting a lower probability of a degrading or fault condition existing. Accordingly, lower attribute values indicate that the analysis algorithms being used by the device are predicting a higher probability of a degrading or fault condition existing.

Each attribute value has a corresponding attribute threshold limit that is used for direct comparison to the attribute value to indicate the existence of a degrading or fault condition. The device manufacturer through design and reliability testing and analysis determine the numerical values of the attribute thresholds. Each attribute threshold represents the lowest limit to which its corresponding attribute value can be equal while still retaining a positive reliability status. Attribute thresholds are set at the device manufacturer's factory and cannot be changed in the field.

If one or more attribute values are less than or equal to their corresponding attribute thresholds, then the device reliability status indicates an impending degrading or fault condition.

### 6.3.2.8.2 SMART Device Error Log Reporting

The intent of SMART Device Error Log Reporting feature is to augment the SMART feature set to provide additional diagnostic information on device that have generated error conditions. The device retains a specified amount of previously executed commands, and write this data along with the time of a triggered error condition to the existing SMART Read Logging Sectors.

The last five errors that device reported are gathered at all times the device is powered on except that logging of errors when in reduced power modes “standby mode and sleep mode”. A host can deliver the error information using the SMART READ LOG SECTOR command.

If SMART is disabled by the host, the device does not disable SMART device error log. Disabling SMART will only disable the delivering of error log information via the SMART READ LOG SECTOR command.

If a device receives a firmware modification, all error log data will be discarded and the device error count for the life of the device will be reset to zero by client software “Download Utility”.

### 6.3.2.8.3 SMART Operation with Power Management Modes

When used in a system that is utilizing the power management feature set, a SMART enabled device automatically saves its attribute values upon receipt of an IDLE IMMEDIATE, STANDBY IMMEDIATE, or SLEEP command. If the device has been set to utilize the standby timer, The device automatically perform a SMART SAVE ATTRIBUTE VALUES function prior to going from an Idle state to the Standby state.

### 6.3.2.8.4 SMART Function Default Setting

The device is shipped from the device manufacturer's factory with SMART feature disabled. The system manufacturer or the applications shall enable SMART.

### 6.3.2.8.5 SMART Enable Operations [B0h, Sub D8h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	D8h							

DRV : Device selection bit

0 : DRV0

1:DRV1

The SMART Enable Operations command enables access to all SMART capabilities within the device. Prior to receipt of this command attribute values are neither monitored nor saved by the device. The device will preserve the state of SMART (either enabled or disabled) across power cycles. Once enabled, the receipt of subsequent SMART Enable Operations commands shall not affect any of the attribute values.

If the values in the Features, Cylinder Low, or Cylinder High registers are invalid, an Aborted command error is posted.

Upon receipt of this command from the host, the device sets BSY, enables SMART capabilities and functions, clears BSY, and asserts INTRQ.

#### 6.3.2.8.6 SMART Disable Operations [B0h, Sub D9h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	D9h							

DRV : Device selection bit

0 : DRV0

1:DRV1

The SMART Disable Operations command disables all SMART capabilities within the device including any and all timer functions related exclusively to this feature. After receipt of this command the device will disable all SMART operations. Attribute values will no longer be monitored or saved by the device. The device will preserve the state of SMART (either enabled or disabled) across power cycles.

If SMART is not enabled, or if the values in the Features, Cylinder Low or Cylinder High registers are invalid, an Aborted command error is posted.

Upon receipt of the SMART Disable Operations command from the host, the device sets BSY, disables SMART capabilities and functions, clears BSY, and asserts INTRQ.

After receipt of this command by the device, all other SMART commands, with the exception of SMART Enable Operations, are disabled and invalid and shall be aborted by the device (including SMART Disable Operations commands), returning the Aborted command error.

### 6.3.2.8.7 SMART Return Status [B0h, Sub DAh]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	DAh							

DRV : Device selection bit

0 : DRV0

1:DRV1

The SMART Return Status command is used to communicate the reliability status of the device to the host at the host's request. Upon receipt of this command the device sets BSY, saves any updated attribute values to non-volatile memory, and compares the updated attribute values to the attribute thresholds.

If the device has not detected a threshold exceeded condition, the device sets the Cylinder Low register to 4Fh and the Cylinder High register to C2h. If the device has detected a threshold exceeded condition, the device sets the Cylinder Low register to F4h and the Cylinder High register to 2Ch.

If SMART is disabled or if the values in the Features, Cylinder Low, or Cylinder High registers are invalid, an Aborted command error is posted.

### 6.3.2.8.8 SMART Enable/Disable Attribute AUTOSAVE [B0h, Sub D2h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	00h : Disable F1h : Enable							
Features	D2h							

DRV : Device selection bit

0 : DRV0

1:DRV1

The SMART Enable/Disable Attribute AUTOSAVE command enables and disables the attribute auto save feature of the device.

The state of the attribute AUTOSAVE feature (either enable or disable) will be preserved by the device across power cycles.

A value of zero written by the host into the Sector Count register before issuing this command will cause this feature to be disabled. Disabling this feature does not preclude the device from saving attribute values to non-volatile memory during some other normal operation.

A value of F1h written by the host into the Sector Count register before issuing this command will cause this feature to be enabled.

Upon receipt of the command from the host, the device sets BSY, enables or disables the AUTOSAVE feature, clears BSY, and asserts INTRQ.

During execution of the AUTOSAVE routine the device shall not assert BSY nor de-assert DRDY. If the device receives a command from the host while executing its AUTOSAVE routine it must respond to the host within two seconds.

#### 6.3.2.8.9 SMART Save Attribute Values [B0h, Sub D3h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	D3h							

DRV : Device selection bit

0 : DRV0

1:DRV1

The SMART Save Attribute Values command causes the device to immediately save any updated attribute values to the device's non-volatile memory regardless of the state of the attribute AUTOSAVE timer. Upon receipt of this command from the host, the device sets BSY, writes any updated attribute values to non-volatile memory, clears BSY, and asserts INTRQ.

If SMART is disabled or if the values in the Features, Cylinder Low, or Cylinder High registers are invalid, an Aborted command error is posted.

### 6.3.2.8.10 SMART Enable/Disable Automatic Off-line [B0h, Sub DBh]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	00h:Disable F8h:Enable							
Features	DBh							

DRV : Device selection bit

0 : DRV0

1:DRV1

SMART Enable/Disable Automatic Off-line command enables and disables the Automatic Off-line feature. If Automatic Off-line is enabled, the device automatically correct attribute data in an off-line mode periodically and save the attribute data on the disk.

- The Sector Count Register is set to 00h to disable Automatic collection of Off-line data
- The Sector Count Register is set to F8h to enable Automatic collection of Off-line data

The following tests are performed for the Automatic off-line feature:

- a) Raw Read Error Rate Measurement  
Partial read scanning and Raw Read Error Rate measurement is performed.  
This event is occurred every 24 POH's and 2 minutes of host inactivity.
- b) Automatic sector reallocation in off-line read scanning for entire LBA.  
This event occurs every 168 POH's and 2 minutes of host inactivity.

Enable state is preserved until receiving a disable automatic off-line command. Upon receipt of the SMART Enable/Disable automatic Off-line command, the device sets BSY to one, enables or disables the automatic off-line data correction feature, clear BSY to zero and asserts INTRQ. During execution of its off-line data collection activities and saving the data on the disk, DRDY and BSY are set to zero. A command is issued during execution of its off-line data collection activities and saving the data on the disk, the device will respond to the host within two seconds.

### 6.3.2.8.11 SMART Execute Off-line Immediate [B0h, Sub D4h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	D4h							

DRV : Device selection bit

0 : DRV0

1:DRV1

This command causes the device to immediately initiate the optional set of off-line data collection activities that collect attribute data in an off-line mode and then save this data to the device, or execute a self-diagnostic test routine in either captive or off-line mode.

Table 6.11 SMART EXECUTE OFF-LINE IMMEDIATE Sector Number register values

Value	Description of subcommand to be executed
0	Execute SMART off-line routine immediately in off-line mode
1	Execute SMART Short self-test routine immediately in off-line mode
2	Execute SMART Extended self-test routine immediately in off-line mode
3 - 63	Reserved
64 - 125	Reserved (Vendor specific)
126	Abort off-line mode off-line routine (Vendor specific)
127	Abort off-line mode self-test routine
128	Reserved
129	Execute SMART Short self-test routine immediately in captive mode
130	Execute SMART Extended self-test routine immediately in captive mode
131- 191	Reserved
192 - 255	Reserved (Vendor Specific)

## (1) Off-line mode

The following describes the protocol for executing a SMART EXECUTE OFF-LINE IMMEDIATE subcommand routine (including a self-test routine) in the off-line mode.

- a) The device executes command completion before executing the subcommand routine.
- b) After clearing BSY to zero and setting DRDY to one after receiving the command, the device does not set BSY nor clears DRDY during execution of the subcommand routine.
- c) If the device is in the process of performing the subcommand routine and is interrupted by any new command from the host except a SLEEP, SMART DISABLE OPERATIONS, SMART EXECUTE OFF-LINE IMMEDIATE, or STANDBY IMMEDIATE command, the device suspends or aborts the subcommand routine and services the host within two seconds after receipt of the new command. After servicing the interrupting command from the host the device immediately resumes the subcommand routine without any additional commands from the host.
- d) If the device is in the process of performing a off-line routine and is interrupted by a SLEEP command from the host, the device suspends the off-line routine and services the host after receipt of the command. If the device is in the process of performing any self-test routine and is interrupted by a SLEEP command from the host, the device aborts the self-test routine and services the host after receipt of the command.
- e) If the device is in the process of performing the subcommand routine and is interrupted by a SMART DISABLE OPERATIONS command from the host, the device aborts the subcommand routine and services the host within two seconds after receipt of the command.
- f) If the device is in the process of performing the subcommand routine and is interrupted by a SMART EXECUTE OFF-LINE IMMEDIATE command from the host, the device aborts the subcommand routine and services the host within two seconds after receipt of the command. The device then services the new SMART EXECUTE OFF-LINE IMMEDIATE subcommand.
- g) If the device is in the process of performing the off-line routine and is interrupted by a STANDBY IMMEDIATE command from the host, the device suspends the subcommand routine, and services the host within two seconds after receipt of the command. After receiving a new command that causes the device to exit a power saving mode, the device resumes the off-line routine without any additional commands from the host unless these activities were aborted by the host.
- h) If the device is in the process of performing the self-test routine and is interrupted by a STANDBY IMMEDIATE command from the host, the device aborts the self-test routine, and services the host within two seconds after receipt of the command.
- i) While the device is performing the subcommand routine it does not automatically change power states (e.g., as a result of its Standby timer expiring). If an error occurs while a device is performing a self-test routine the device discontinues the testing and places the test results in the Self-test execution status byte.

## **(2) Captive mode**

When executing a self-test in captive mode, the device sets BSY to one and executes the self-test routine after receipt of the command. At the end of the routine the device places the results of this routine in the Self-test execution status byte and executes command completion. If an error occurs while a device is performing the routine the device discontinues its testing, place the results of this routine in the Self-test execution status byte, and complete the command.

## **(3) SMART off-line routine**

This routine only is performed in the off-line mode. The following tests are performed for the SMART off-line routine.

- a) Raw Read Error Rate Measurement  
Partial read scanning and Raw Read Error Rate measurement is performed.
- b) Automatic sector reallocation in off-line read scanning for entire LBA.

## **(4) SMART Short self-test routine**

Depending on the value in the Sector Number register, this self-test routine is performed in either the captive or the off-line or mode. This self-test routine should take on the order of two minutes to complete.

The following tests are performed for the SMART short self-test routine:

- a) Read test - Partial read scanning and Raw Read Error Rate measurement is performed.
- b) Write test - A part of the factory data area is used. Write and Read test is performed for each head.
- c) Servo test - Position Error Signal is checked for certain rotations in order to analyze RRO and settling accuracy.
- d) Partial read scan test - Scans the first 300MB and the last 100MB Of the device.
- e) Seek performance test - Measures average seek time.
- f) Throughput performance test - Measures throughput in the partial read scan test.
- g) RAM test - Diagnoses buffer RAM and SDRAM.
- h) SMART parameter verify - Detects a threshold exceed condition.

## **(5) SMART Extended self-test routine**

Depending on the value in the Sector Number register, this self-test routine is performed in either the captive or the off-line or mode. This self-test routine should take on the order of tens of minutes to complete. SMART Extended Self test routine performs read scanning test for entire LBA in addition to the above SMART short self test routine (except the partial read scan test).

### 6.3.2.8.12 SMART Read Log Sector [B0h, Sub D5h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	Log Address							
Sector Count	Number of sector to be read							
Features	D5h							

DRV : Device selection bit

0 : DRV0

1:DRV1

SMART Read Log Sector command returns the indicated log to the host.

Sector number - Indicates the log to be returned as described in following table . The host vendor specific logs may be used by the host to store any data desired. If a host vendor specific log has never been written by the host, when read the content of the log shall be zeros. Device vendor specific logs are used by the device vendor to store any data.

**Table 6.12 Log Sector Addresses**

Log Sector Address	Content	Sector Size	Read/Write
00h	SMART Log Directory	1	Read Only
01h	SMART Error Log Sector	1	Read Only
02h – 05h	Reserved	0	
06h	SMART Self-test Log Sector	1	Read Only
07h - 08h	Reserved	0	
09h - 0Ah	Device vendor specific	96	Read Only, Host shall not use device vendor specific
0Bh - 7Fh	Reserved	0	
80h - 9Fh	Host vendor specific	16	Read/Write
A0h	Device vendor specific	1	Read Only, Host shall not use device vendor specific
A1h – BFh	Device vendor specific	1	Read/Write, Host shall not use device vendor specific
C0h – FFh	Reserved	0	

#### (1) SMART Log Directory [Log Sector Address = 00h]

The SMART Log Directory is reported size of each log sector address. The following table defines 512 bytes that make up the SMART Log Directory. The value of the SMART Logging Version word is 01h, the each log at log sector addresses 80h - 9Fh is defines as 16 sectors long, and the each log at log addresses 09h - 0Ah is defined as 96 sectors long.

Byte	Descriptions
0 - 1	SMART Logging Version
2	Number of sectors in the log at log sector address 01h
3	Reserved
:	:
510	Number of sectors in the log at log sector address FFh
511	Reserved

## (2) SMART Error Log Sector [Log Sector Address = 01h]

The following table defines the 512 bytes that make up the SMART error log sector. Error log data structures includes UNC errors, IDNF errors for which the address requested was valid, servo errors, write fault errors, etc. They do not include errors attributed to the receipt of faulty commands such as command codes not implemented by the device or requests with invalid parameters or invalid addresses.

Table 6.13 SMART error log sector

Byte	Descriptions
0	SMART error log version The value of the SMART error log version is 01h.
1	Error log index The error log index indicates the error log data structure representing the most recent error. Only values 1 through 5 are valid.
2-91	First error log data structure
92-181	Second error log data structure
182-271	Third error log data structure
272-361	Fourth error log data structure
362-451	Fifth error log data structure
452-453	Device error count This contains the total number of errors attributable to the device that have been reported by the device during the life of the device. These errors include UNC errors, IDNF errors for which the address requested was valid, servo errors, write fault errors, etc. This count is not include errors attributed to the receipt of faulty commands such as commands codes not implemented by the device or requests with invalid parameters or invalid addresses. If the maximum value for this field is reached, the count remains at the maximum value when additional errors are encountered and logged.
454-510	Reserved
511	Data structure checksum The data structure checksum is the two's complement of the sum of the first 511 bytes in the data structure. Each byte is added with unsigned arithmetic, and overflow is ignored. The sum of all 512 bytes will be zero when the checksum is correct. The checksum is placed in byte 511.

### Error log data structure

An error log data structure is presented for each of the last five errors reported by the device. These error log data structure entries are viewed as a circular buffer. That is, the first error shall create the first error log data structure; the second error, the second error log structure; etc. The sixth error creates an error log data structure that replaces the first error log data structure; the seventh error replaces the second error log structure, etc. The error log pointer indicates the most recent error log structure. If fewer than five errors have occurred, the unused error log structure entries are zero filled. The following table describes the content of a valid error log data structure.

**Table 6.14 Error log data structure**

Byte	Descriptions
n thru n+11	First command data structure
n+12 thru n+23	Second command data structure
n+24 thru n+35	Third command data structure
n+36 thru n+47	Fourth command data structure
n+48 thru n+59	Fifth command data structure
n+60 thru n+89	Error data structure

**Command data structure**

The fifth command data structure contains the command or reset for which the error is being reported. The fourth command data structure contains the command or reset that preceded the command or reset for which the error is being reported, the third command data structure contains the command or reset preceding the one in the fourth command data structure, etc. If fewer than four commands and resets preceded the command or reset for which the error is being reported, the unused command data structures are zero filled.

If the command data structure represents a command or software reset, the content of the command data structure is as shown in following table. If the command data structure represents a hardware reset, the content of byte n shall be FFh, the content of bytes n+1 through n+7 are not valid, and the content of bytes n+8 through n+11 contains the timestamp.

Byte	Descriptions
n	Content of Device Control register when the Command register was written.
n+1	Content of Features register when the Command register was written.
n+2	Content of Sector Count register when the Command register was written.
n+3	Content of Sector Number register when the Command register was written.
n+4	Content of Cylinder Low register when the Command register was written.
n+5	Content of Cylinder High register when the Command register was written.
n+6	Content of Device/Head register when the Command register was written.
n+7	Content written to the Command register.
n+8 ~ n+11	Timestamp Timestamp is the time since power-on in milliseconds when command acceptance occurred.

## Error data structure

The error data structure contains the error description of the command for which an error was reported as described in following.

Table 6.15 Error data structure

Byte	Descriptions
n	Reserved
n+1	Content of the Error register after command completion occurred.
n+2	Content of the Sector Count register after command completion occurred.
n+3	Content of the Sector Number register after command completion occurred.
n+4	Content of the Cylinder Low register after command completion occurred.
n+5	Content of the Cylinder High register after command completion occurred.
n+6	Content of the Device/Head register after command completion occurred.
n+7	Content written to the Status register after command completion occurred.
n+8 ~ n+25	Extended error information (Vendor Specific)
n+27	<p>State</p> <p>This contains a value indicating the state of the device when command was written to the Command register or the reset occurred as described below.</p> <ul style="list-style-type: none"> <li>01h: Sleep</li> <li>02h: Standby</li> <li>03h: Active/Idle with BSY cleared to zero</li> <li>04h: Executing SMART off-line or self-test</li> </ul>
n+28 ~ n+29	<p>Life timestamp</p> <p>This contains the power-on lifetime of the device in hours when command completion occurred.</p>

### (3) SMART Self-test Log Sector [Log Sector Address = 06h]

Following Table defines the 512 bytes that make up the SMART self-test log sector.

Byte	Descriptions
0 - 1	Self-test log data structure revision number The value of Self-test log data structure revision number is 0001h
2 - 25	1 <sup>st</sup> descriptor entry
26 - 49	2 <sup>nd</sup> descriptor entry
:	:
482 - 505	21 <sup>st</sup> descriptor entry
506 - 507	Vendor Specific
508	Self Test index The self-test index points to the most recent entry. Initially, when the log is empty, the index is set to zero. It is set to one when the first entry is made, two for the second entry, etc., until the 22nd entry, when the index is reset to one.
509 - 510	Reserved
511	Data structure checksum

#### Self-test log descriptor entry

This log is viewed as a circular buffer. The first entry begins at byte 2, the second entry begins at byte 26, and so on until the twenty-second entry, that replaces the first entry. Then, the twenty-third entry replaces the second entry, and so on. If fewer than 21 self-tests have been performed by the device, the unused descriptor entries are filled with zeros. The content of the self-test descriptor entry is shown in following table.

Table 6.16 Self-test log descriptor entry

Byte	Descriptions
n	Content of the Sector Number Content of the Sector Number register is the content of the Sector Number register when the Nth self-test subcommand was issued.
n+1	Content of the self-test execution status byte Content of the self-test execution status byte is the content of the self-test execution status byte when the Nth self-test was completed.
n+2 ~ n+3	Life timestamp Life timestamp contains the power-on lifetime of the device in hours when the Nth self-test subcommand was completed.
n+4	Content of the self-test failure checkpoint byte Content of the self-test failure checkpoint byte is the content of the self-test failure checkpoint byte when the Nth self-test was completed.
n+5 ~ n+8	Failing LBA The failing LBA is the LBA of the uncorrectable sector that caused the test to fail. If the device encountered more than one uncorrectable sector during the test, this field shall indicate the LBA of the first uncorrectable sector encountered. If the test passed or the test failed for some reason other than an uncorrectable sector, the value of this field is undefined.
n+9 ~ n+23	Vendor Specific

### 6.3.2.8.13 SMART Write Log Sector [B0h, Sub D6h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B0h							
Cylinder High	C2h							
Cylinder Low	4Fh							
Device/Head	-	X	-	DRV	XX			
Sector Number	Log Address							
Sector Count	Number of sector to be written							
Features	D6h							

DRV : Device selection bit

0 : DRV0

1:DRV1

SMART Write Log Sector Command writes an indicated number of 512 byte data sector to the indicated log sector. Host vendor specific logs are used by the host to store any data desired using the SMART Write Log Sector Command. Sector Number indicated the log to be written as described in section “6.2.7.8.7 SMART Read Log Sector”. If the host attempts to write to a read only log address, the device returns command aborted.

### **6.3.2.9. Security Mode Feature**

The Security Mode feature set is a password system that restricts access to user data stored on a device. The system has two passwords, User and Master and two security levels, High and Maximum. The security system is enabled by sending a user password to the device with the Security Set Password command. When the security system is enabled, access to user data on the device is denied after a power cycle until the User password is sent to the device with the Security Unlock command.

A Master password may be set in a addition to the User password. The purpose of the Master password is to allow an administrator to establish a password that is kept secret from the user, and which may be used to unlock the device if the User password is lost. Setting the Master password does not enable the password system.

The security level is set to High or Maximum with the Security Set Password command. The security level determines device behavior when the Master password is used to unlock the device. When the security level is set to High the device requires the Security Unlock command and the Master password to unlock. When the security level is set to Maximum the device requires a Security Erase Prepare command and a Security Erase Unit command with the master password to unlock.

The Security Freeze Lock command prevents changes to passwords until a following power cycle. The purpose of the Security Freeze Lock command is to prevent password setting attacks on the security system.

The security mode features allow a host to implement a security password system to prevent unauthorized access to the internal disk device.

The commands supported by this feature set are:

- Security Set Password
- Security Unlock
- Security Erase Prepare
- Security Erase Unit
- Security Freeze Lock
- Security Disable Password

Support of the security mode feature set is indicated in Identify Device response Word 128.

#### **6.3.2.9.1 Security Mode Default Setting**


The device is shipped with the master password set to 20h value(ASCII space ) and the lock function disabled. The system manufacturer/dealer may set a new master password using the Security Set Password command, without enabling or disabling the lock function.

### 6.3.2.9.2 Initial Setting of the User Password

When a user password is set, the device shall automatically enter lock mode the next time the device is powered-on or hardware reset.

### 6.3.2.9.3 Security Mode Operation from Power-on or Hardware Reset


When lock is enabled, the device reject media access commands until a Security Unlock command is successfully completed.



#### 6.3.2.9.4 User Password Lost

If the user password is lost and High level security is set, the device shall not allow the user to access data. The device shall be unlocked using the master password.

If the user password is lost and Maximum security level is set, data access shall be impossible. However, the device shall be unlocked using the SECURITY ERASE UNIT command with the master password to unlock the device and shall erase all user data.





### 6.3.2.9.6 Security Unlock [F2h]

This command requests a transfer of a single sector of data from the host. The following table defines the content of this sector of information.

Word	Contents
0	Control Word Bit 15-1 Reserved Bit 0 Identifier 0 = Compare user password 1 = Compare master password
1-16	Password(32bytes)
17-255	Reserved

If the Identifier bit is set to master and the device is in high security level, then the password supplied shall be compared with the stored master password. If the device is in maximum security level then the unlock shall be rejected.

If the Identifier bit is set to user then the device compares the supplied password with the stored user password.

If the password compare fails then the device returns an abort error to the host and decrements the unlock counter. This counter is initially set to five and is decremented for each password mismatch when Security Unlock command is issued and the device is locked. When this counter reaches zero then Security Unlock and Security Erase Unit commands are aborted until a power-on reset or a hard reset. Security Unlock command issued when the device is unlocked have no effect on the unlock counter.

Device returns Aborted command error if the device is in Frozen mode.





### 6.3.2.9.11 Security Mode Command Action

The following table defines executable commands in each lock mode state.

Command	Locked mode	Unlocked mode	Frozen mode
Execute Device Diagnostics	Executable	Executable	Executable
Format Track	Aborted	Executable	Executable
Flush Cache	Aborted	Executable	Executable
Identify Device	Executable	Executable	Executable
Idle	Executable	Executable	Executable
Idle Immediate	Executable	Executable	Executable
Initialize Device Parameters	Executable	Executable	Executable
Read Buffer	Executable	Executable	Executable
Read DMA	Aborted	Executable	Executable
Read Long	Aborted	Executable	Executable
Read Multiple	Aborted	Executable	Executable
Read Sectors	Aborted	Executable	Executable
Read Verify	Aborted	Executable	Executable
Read Max Address	Executable	Executable	Executable
Set Max Address	Executable	Executable	Executable
Recalibrate	Executable	Executable	Executable
Security Disable Password	Aborted	Executable	Aborted
Security Erase Prepare	Executable	Executable	Aborted
Security Erase Unit	Executable	Executable	Aborted
Security Freeze Lock	Aborted	Executable	Executable
Security Set Password	Aborted	Executable	Aborted
Security Unlock	Executable	Executable	Aborted
Seek	Executable	Executable	Executable
Set Features	Executable	Executable	Executable
Set Multiple Mode	Executable	Executable	Executable
Sleep	Executable	Executable	Executable
SMART Automatic Enable/Disable Off-line	Executable	Executable	Executable
SMART Execute Off-line Immediate	Executable	Executable	Executable
SMART Disable Operations	Executable	Executable	Executable
SMART Enable/Disable AUTOSAVE	Executable	Executable	Executable
SMART Enable Operations	Executable	Executable	Executable
SMART Return Status	Executable	Executable	Executable
SMART Save Attribute Values	Executable	Executable	Executable
SMART Read Log Sector	Executable	Executable	Executable
SMART Write Log Sector	Executable	Executable	Executable
Standby	Executable	Executable	Executable
Standby Immediate	Executable	Executable	Executable
Write Buffer	Executable	Executable	Executable
Write DMA	Aborted	Executable	Executable
Write Long	Aborted	Executable	Executable
Write Multiple	Aborted	Executable	Executable
Write Sectors	Aborted	Executable	Executable

### **6.3.2.10 Protected Area Feature, Address Offset Feature**

#### **6.3.2.10.1 Protected Area Feature and Set Max Security Extension**

A reserved area for data storage outside the normal operating system is required for several specialized applications. Systems may wish to store configuration data or save memory to disk data in a location that operation system can not change. Following commands are defined in this feature.

- Read Max Address Command
- Set Max Address Command
- Set Max Set Password command
- Set Max Lock command
- Set Max Freeze Lock command
- Set Max Unlock command

The Read Max Address Command returns the full size of disk. The Set Max Address Command sets the maximum address for commands.

The LBA/Cylinder changed by Set Max Address command affects the Identify Device command. The LBA/Cylinder changed by Set Max Address command affects the Identify Device command.

The Read Max Address command allows the host to determine the maximum native address space of the device even when a protected area has been allocated.

The Set Max Address command allows the host to redefine the maximum address of the user accessible address space. That is, when the Set Max Address command is issued with a maximum address less than the native maximum address, the device reduces the user accessible address space to the maximum set, providing a protected area above that maximum address. After the Set Max Address command has been issued, the device reports only the reduced user address space in response to an Identify Device command. A volatility bit in the Sector Count register allows the host to specify if the maximum address set is preserved across power-on or hardware reset cycles. On power-on or hardware reset the device maximum address returns to the last non-volatile address setting regardless of subsequent volatile Set Max Address commands. If the Set Max Address command is issued with a value that exceeds the native maximum address command aborted be returned.

The Set Max Set Password command allows the host to define the password to be used during the current power-on cycle. The password does not persist over a power cycle but does persist over a hardware or software reset. This password is not related to the password used for the Security Mode Feature set. When the password is set the device is in the Set Max Unlocked mode.

The Set Max Lock command allows the host to disable the SET MAX commands (except Set Max Unlock) until the next power cycle or the issuance and acceptance of the Set Max Unlock command. When this command is accepted the device is in the Set Max Locked mode.

K6602743

Rev.2

02.12.'02

The Set Max Unlock command changes the device from the Set Max Locked mode to the Set Max Unlocked mode.

The Set Max Freeze Lock command allows the host to disable the Set Max commands (including Set Max Unlock) until the next power cycle. When this command is accepted the device is in the Set Max Frozen mode.

### **6.3.2.10.2 Address Offset Feature**

Computer systems perform initial code booting by reading from a predefined address on a disk drive. To allow an alternate bootable operating system to exist in a reserved area on disk drive, Address Offset Feature provides a Set Feature function to temporarily offset the drive address space. The offset address space wraps around so that the entire disk drive address space remains addressable in offset mode. The Set Max pointer is set to the end of the reserved area to protect the data in the user area when operating in offset mode. This protection can be removed by an Set Max Address command to move the Set Max pointer to the end of the drive.


Set Feature Command Subcommand code 09h “Enable Address Offset Mode command” offsets address Cylinder 0, Head 0, Sector 1, LBA 0, to the start of a non-volatile reserved area established using the Set Max Address Command. The offset condition is cleared by Set Feature Command Subcommand 89h “Disable Address Offset Mode”, Software Reset, Hardware Reset or Power on Reset. Upon entering offset mode the capacity of the drive returned in the Identify Device data is the size of the former reserved area. A subsequent Set Max Address Command using the address returned by Read Max Address Command allows access to the entire drive. Addresses wrap so the entire drive remains addressable.

If a non-volatile reserved area has not been established before the device receives a Set Features Enable Address Offset Mode command, the command fails with Abort error status.

Disable Address Offset Mode removes the address offset and sets the size of the drive reported by the Identify Device command back to the size specified in the last non-volatile Set Max Address command. Identify Device Word 83 bit 7 indicates the device supports the Set Features Address Offset Mode. Identify Device Word 86 bit 7 indicates the device is in address offset mode.


### Before Enable Address Offset Mode

A reserved area has been created using a non-volatile Set Max Address Command.




### After Enable Address Offset Mode

The former reserved area is now the user accessible area. The former user accessible area is now the reserved area.



### After Set Max Address Command using the Value Returned by Read Max Address Command



Set Feature Disable Address Offset Mode, hardware or Power on Reset returns the device to Address Offset Mode Disabled. Software reset returns the device to Address Offset Mode Disabled if Set Features Disable Reverting to Power On Defaults has not been set.

### 6.3.2.10.3 Read Max Address Command [F8h]

This command returns the native maximum LBA/cylinders of the device which is not affect by Set Max Address Command. The data returned in the command block registers is the maximum device size as shown in the following tables.

- CHS Mode

Task File Registers	7	6	5	4	3	2	1	0
Cylinder High	Native Maximum Cylinder High							
Cylinder Low	Native Maximum Cylinder Low							
Device/Head	-	0	-	DRV	Native Max Head			
Sector Number	Native Maximum Sector Number							
Sector Count	X	X	X	X	X	X	X	X

- LBA Mode

Task File Registers	7	6	5	4	3	2	1	0
Cylinder High	Native Maximum LBA Bit23 - 16							
Cylinder Low	Native Maximum LBA Bit15 - 8							
Device/Head	-	1	-	DRV	Native Max LBA Bit27 - 24			
Sector Number	Native Maximum LBA Bit7 - 0							
Sector Count	X	X	X	X	X	X	X	X

DRV : Device selection bit.      0:DRV0                      1:DRV1

### 6.3.2.10.4 Set Max Address Command [F9h, Sub 00h]

The Set Max Address Command overwrites the maximum LBA/cylinder of the device in a range of actual device capacity. Once the device receives this command, all accesses beyond that LBA/cylinder are rejected. Identify device command returns the LBA/Cylinder, which is set via this command as default.

Output Parameters to the device:

Task File Registers	7	6	5	4	3	2	1	0
Cylinder High	Maximum Cylinder High							
	Maximum LBA Bit23 - 16 *1							
Cylinder Low	Maximum Cylinder Low							
	Maximum LBA Bit15 - 8 *1							
Device/Head	-	L	-	DRV	XX			
	Max LBA Bit27 - 24 *1							
Sector Number	XX							
	Maximum LBA Bit7 - 0 *1							
Sector Count	X	X	X	X	X	X	X	B
Features	00h							

\*1 : In LBA Mode, these registers contain LBA

DRV : Device selection bit    0:DRV0    1:DRV1

L : Sector address mode select    0:CHS mode    1:LBA Mode

B : Option bit for selection whether nonvolatile. When B = 1, Maximum LBA/Cylinder which is set by Set Max Address command is preserved over power-on, hardware reset, software reset. When B = 0, Maximum LBA/cylinder which is set by SET Max Address command will be lost by power-on or hardware reset.

B set to one is not valid when the device is in Address Offset Mode. ABRT is set if B set to one when the device is in Address Offset mode.

Read Max Address command should be issued and completed immediately prior to issuing Set Max Address command. If the device receives Set Max Address command without a prior Read Max Address command, the device aborts the Set Max Address command. After successful completion of this command, all accesses beyond that LBA/Cylinder will be rejected with setting ID not found error. If the device receives a second nonvolatile Set Max Address command (B=1) after a power on or hardware reset, the device reports an ID Not Found error.

If the maximum value to be set exceeds the capacity of the device, or the device is in the Set Max Locked or Set Max Frozen state, then the device returns command aborted.

The data returned in the command block registers is the maximum device size as shown in the following tables.

**- CHS Mode**

Maximum sector number and maximum head number are fixed values, and the values are 16 and 63.

Task File Registers	7	6	5	4	3	2	1	0
Cylinder High	Maximum Cylinder High							
Cylinder Low	Maximum Cylinder Low							
Device/Head	-	0	-	DRV	Maximum Head			
Sector Number	Maximum Sector Number							

**- LBA Mode**

Maximum LBA issued by host is not used for the Maximum LBA in the device. The device adopts logical head and sector numbers that can be divided, and posts the values to the command block registers.

Task File Registers	7	6	5	4	3	2	1	0
Cylinder High	Maximum LBA Bit23 –16							
Cylinder Low	Maximum LBA Bit15 – 8							
Device/Head	-	1	-	DRV	Maximum LBA Bit27 - 24			
Sector Number	Maximum LBA Bit7 - 0							

**- Identify Device Command and Initial Device Parameter**

Number of logical cylinder of Identify device command data word 1 posts the value set via this command. In case of maximum LBA in LBA mode, the Number of logical cylinder of Identify device command data word 1 is (maximum LBA)/(16 x 63) for DK23EB-40.

In case of logical head number and SPT changed by Initial Device Parameter command, the Identify Device Word 54 Number of current cylinders is posted by the following calculation method.

**CHS Mode**

$$\text{Current Cylinder} = (\text{Maximum Logical Cylinder} + 1) \times 16 \times 63 / (\text{Current Head} \times \text{Current SPT})$$

**LBA Mode** Current Cylinder = (Maximum LBA +1)/ (Current Head x Current SPT)

Current Head: Identify Device Word 55 Number of current heads

Current SPT: Identify Device Word 56 Number of current sectors per track

### 6.3.2.10.5 Set Max Set Password Command [F9h, Sub 01h]

This command requests a transfer of a single sector of data from the host. Table 6.17 defines the content of this sector of information. The password is retained by the device until the next power cycle. When the device accepts this command the device is in Set Max Unlocked state.

Table 6.17 Set Max Password data content

Word	Content
0	Reserved
1- 16	Password for Set Max Security Extension
17 - 255	Reserved

This command shall not be immediately preceded by a Read Max Address command. If this command is immediately preceded by a Read Max Address command, it is interpreted as a Set Max Address command.

If the device is in the Set Max Locked or Set Max Frozen state, the device returns command aborted.

### 6.3.2.10.6 Set Max Lock Command [F9h, Sub 02h]

The Set Max Lock command sets the device into Set Max Locked state. After this command is completed any other Set Max commands except Set Max Unlock command and Set Max Freeze Lock command are rejected. The device remains in this state until a power cycle or the acceptance of a Set Max Unlock or Set Max Freeze Lock command.

This command shall not be immediately preceded by a Read Max Address command. If this command is immediately preceded by a Read Max Address command, it is interpreted as a Set Max Address command.

If the device is not in the Set Max Locked state, the device reports command aborted.

### **6.3.2.10.7 Set Max Unlock Command [F9h, Sub 03h]**

This command requests a transfer of a single sector of data from the host. Table 6.17 defines the content of this sector of information. The password supplied in the sector of data transferred shall be compared with the stored Set Max password.

If the password compare fails, then the device returns command aborted and decrements the unlock counter. On the acceptance of the Set Max Lock command, this counter is set to a value of five and is decremented for each password mismatch when Set Max Unlock command is issued and the device is locked. When this counter reaches zero, then the Set Max Unlock command returns command aborted until a power cycle. If the password compare matches, then the device makes a transition to the Set Max Unlocked State and all Set Max commands shall be accepted.

This command shall not be immediately preceded by a Read Max Address command. If this command is immediately preceded by a Read Max Address command, it is interpreted as a Set Max Address command.

If the device is not in the Set Max Locked state, the device reports command aborted.

### **6.3.2.10.8 Set Max Unlock Command [F9h, Sub 04h]**

The Set Max Freeze Lock command sets the device to Set Max Frozen state. After command completion any subsequent SET MAX commands are rejected. Commands disabled by Set Max Freeze Lock are:

- ~ Set Max Address command
- ~ Set Max Set Password command
- ~ Set Max Lock command
- ~ Set Max Unlock command

A Set Max Set Password command shall previously have been successfully completed. This command shall not be immediately preceded by a Read Max Address command. If this command is immediately preceded by a Read Max Address command, it is interpreted as a Set Max Address command.

If the device is in the Set Max Unlocked state, the device reports command aborted.

### 6.3.2.11 Device Configuration Overlay Feature

The Device Configuration Overlay feature set allows a utility program to modify some of the commands, modes, and features sets that a device reports as supported in the IDENTIFY DEVICE command response as well as the capacity reported. Commands unique to the Device Configuration Overlay feature set use a single command code and are differentiated from one another by the value placed in the Features register. These commands are:

- DEVICE CONFIGURATION FREEZE LOCK
- DEVICE CONFIGURATION IDENTIFY
- DEVICE CONFIGURATION RESTORE
- DEVICE CONFIGURATION SET

The Device Configuration Overlay feature set affects the IDENTIFY DEVICE command responses. Certain bits in these words that indicate that a command, mode, capacity, or feature set is supported and enabled can be cleared by a DEVICE CONFIGURATION SET command. Since a host protected area may be lost if the capacity of the device is reduced, an attempt to modify the maximum capacity when a host protected area is set will cause the DEVICE CONFIGURATION SET command to return command aborted. If a DEVICE CONFIGURATION FREEZE LOCK command has been issued since the device powered-up, the DEVICE CONFIGURATION RESTORE SET command returns command aborted. The settings made by a DEVICE CONFIGURATION SET command are maintained over power-down and power-up.

A DEVICE CONFIGURATION IDENTIFY command indicates the selectable commands, modes, capacity, and feature sets that the device is capable of supporting. After the execution of DEVICE CONFIGURATION SET command this information is no longer available from an IDENTIFY DEVICE command.

A DEVICE CONFIGURATION RESTORE command disables an overlay that has been set by a DEVICE CONFIGURATION SET command and returns the IDENTIFY DEVICE command response to that indicated by the DEVICE CONFIGURATION IDENTIFY command. Since a host protected area may be lost if the capacity of the device is reduced, an attempt to modify the maximum capacity when a host protected area is set will cause the DEVICE CONFIGURATION RESTORE command to return command aborted. If a DEVICE CONFIGURATION FREEZE LOCK command has been issued since the device powered-up, the DEVICE CONFIGURATION RESTORE command returns command aborted.

A DEVICE CONFIGURATION FREEZE LOCK command prevents accidental modification of the state of the Device Configuration Overlay feature set. A device always powers-up with configuration freeze lock not set. After a successful DEVICE CONFIGURATION FREEZE LOCK command is executed, all DEVICE CONFIGURATION SET, DEVICE CONFIGURATION IDENTIFY, and DEVICE CONFIGURATION RESTORE commands are aborted by the device until the device is powered-down and powered-up again. The freeze locked state is not affected by hardware or software reset.





Table 6.18 Device Configuration Identify Data Structure (continued)

Word	Description	Value (HEX.)
3 - 6	<p>Maximum LBA Address</p> <p>Words 4 - 7 define the maximum LBA address. This is the highest address accepted by the device in the factory default condition. If no DEVICE CONFIGURATION SET command has been executed modifying the factory default condition, this is the same value as that returned by a READ NATIVE MAX ADDRESS command.</p>	DK23EB-40: 4A8 52FFh
7	<p>Command Set / Feature Set Supported</p> <p>bit 15 - 9 0 = Reserved</p> <p>bit 8      1 = 48-bit Addressing feature set supported</p> <p>bit 7      1 = Host Protected Area feature set supported</p> <p>bit 6      1 = Automatic acoustic management supported</p> <p>bit 5      1 = R/W DMA QUEUED commands supported</p> <p>bit 4      1 = Power-up in Standby feature set supported</p> <p>bit 3      1 = Security feature set supported</p> <p>bit 2      1 = SMART error log supported</p> <p>bit 1      1 = SMART self-test supported</p> <p>bit 0      1 = SMART feature set supported</p>	008Fh
8 - 254	Reserved	0000h
255	<p>Integrity word</p> <p>bit 15 - 8 Checksum</p> <p>The checksum is the two's complement of the sum of all byte in words 0 through 254 and the byte consisting of bits 7:0 of word 255. Each byte is added with unsigned arithmetic, and overflow is ignored. The sum of all bytes is zero when the checksum is correct.</p> <p>bit 7 - 0 Signature Code "A5h"</p>	xxA5h

### 6.3.2.11.4 Device Configuration Set [B1h, Sub 03h]

Task File Registers	7	6	5	4	3	2	1	0
Command	B1h							
Cylinder High	XX							
Cylinder Low	XX							
Device/Head	-	X	-	DRV	XX			
Sector Number	XX							
Sector Count	XX							
Features	03h							

DRV : Device selection bit

0 : DRV0

1:DRV1

The DEVICE CONFIGURATION SET command allows a device manufacturer or a personal computer system manufacturer to reduce the set of optional commands, modes, or feature sets supported by a device as indicated by a DEVICE CONFIGURATION IDENTIFY command. The DEVICE CONFIGURATION SET command transfers an overlay that modifies some of the bits set in the IDENTIFY DEVICE command response. When the bits in these words are cleared, the device no longer support the indicated command, mode, or feature set. If a bit is set in the overlay transmitted by the device that is not set in the overlay received from a DEVICE CONFIGURATION IDENTIFY command, no action is taken for that bit.

The format of the overlay transmitted by the device is described in table 6.19.

Table 6.19 Device Configuration Set Command Data Structure

Word	Description
0	Data Structure Revision Word 0 shall contain the value 0001h.
1	Multiword DMA modes supported bit 15 - 3 0 = Reserved bit 2 1 = Multiword DMA mode 2 and below are supported Bit 2 is cleared to select no support for Multiword DMA mode 2. This bit shall not be cleared if Multiword DMA mode 2 is currently selected. bit 1 1 = Multiword DMA mode 1 and below are supported Bit 1 is cleared to select no support for Multiword DMA mode 1. This bit shall not be cleared if Multiword DMA mode 2 is supported or Multiword DMA mode 1 or 2 is selected. bit 0 1 = Multiword DMA mode 0 is supported Bit 0 shall not be cleared.

Table 6.19 Device Configuration Set Command Data Structure (Continued)

Word	Description
2	<p>Ultra DMA modes supported</p> <p>bit 15 - 6 0 = Reserved</p> <p>bit 5 1 = Ultra DMA mode 5 and below are supported            Bit 5 is cleared to select no support for Ultra DMA mode 5. This bit shall not be cleared if Ultra DMA mode 5 is currently selected.</p> <p>bit 4 1 = Ultra DMA mode 4 and below are supported            Bit 4 is cleared to select no support for Ultra DMA mode 4. This bit shall not be cleared if Ultra DMA mode 5 is supported or if Ultra DMA mode 5 or 4 is selected.</p> <p>bit 3 1 = Ultra DMA mode 3 and below are supported            Bit 3 is cleared to select no support for Ultra DMA mode 3. This bit shall not be cleared if Ultra DMA mode 5 or 4 is supported or if Ultra DMA mode 5, 4, or 3 is selected.</p> <p>bit 2 1 = Ultra DMA mode 2 and below are supported            Bit 2 is cleared to select no support for Ultra DMA mode 2. This bit shall not be cleared if Ultra DMA mode 5, 4, or 3 is supported or if Ultra DMA mode 5, 4, 3, or 2 is selected.</p> <p>bit 1 1 = Ultra DMA mode 1 and below are supported            Bit 1 is cleared to select no support for Ultra DMA mode 1. This bit shall not be cleared if Ultra DMA mode 5, 4, 3, or 2 is supported or if Ultra DMA mode 5, 4, 3, 2, or 1 is selected.</p> <p>bit 0 1 = Ultra DMA mode 0 is supported            Bit 0 is cleared to select no support for Ultra DMA mode 0. This bit shall not be cleared if Ultra DMA mode 5, 4, 3, 2, or 1 is supported or if Ultra DMA mode 5, 4, 3, 2, 1, or 0 is selected.</p>
3 - 6	<p>Maximum LBA Address</p> <p>Words 3 - 6 define the maximum LBA address. This shall be the highest address accepted by the device after execution of the command. When this value is changed, the content of IDENTIFY DEVICE command are changed as described in the SET MAX ADDRESS command descriptions to reflect the maximum address set with this command. This value does not be changed and command aborted is returned if a Host Protected Area has been established by the execution of a SET MAX ADDRESS command.</p>

Table 6.19 Device Configuration Set Command Data Structure (Continued)

Word	Description
7	<p>Command Set / Feature Set Supported</p> <p>bit 15 - 9 0 = Reserved</p> <p>bit 8      1= 48-bit Addressing feature set supported  Bit 8 is cleared to select no support for 48-bit Addressing feature set (DK23E series does not support 48-bit Addressing feature).</p> <p>bit 7      1 = Host Protected Area feature set supported  Bit 7 is cleared to select no support for the Host Protected Area feature set. If a host protected area has been established by use of the SET MAX ADDRESS command, this these bits shall not be cleared and the device shall return command aborted.</p> <p>bit 6      1 = Automatic acoustic management supported  Bit 6 is cleared to select no support for the Automatic Acoustic Management feature set.(DK23E series does not support Automatic Acoustic Management feature).</p> <p>bit 5      1 = R/W DMA QUEUED commands supported  Bit 5 is cleared to select no support for the READ DMA QUEUED and WRITE DMA QUEUED commands (DK23E series does not supported R/W DMA QUEUED commands).</p> <p>bit 4      1 = Power-up in Standby feature set supported  Bit 4 is cleared to select no support for the Power-up in Standby feature set.(DK23E series does not support Power-Up in Standby feature).</p> <p>bit 3      1 = Security feature set supported  Bit 3 is cleared to select no support for the Security feature set This These bits shall not be cleared if the Security feature set has been enabled.</p> <p>bit 2      1 = SMART error log supported  Bit 2 is cleared to select no support for the SMART error logging</p> <p>bit 1      1 = SMART self-test supported  Bit 1 is cleared to select no support for the SMART self-test</p> <p>bit 0      1 = SMART feature set supported  Bit 0 is cleared to select no support for the SMART feature set If bits 1 and 2 of word 7 are not cleared to zero or if the SMART feature set has been enabled by use of the SMART ENABLE OPERATIONS command, these bits shall not be cleared and the device returns command aborted.</p>
8 - 254	Reserved

Table 6.19 Device Configuration Set Command Data Structure (Continued)

Word	Description
255	<p>Integrity word</p> <p>bit 15 - 8 Checksum The checksum shall be the two's complement of the sum of all byte in words 0 through 254 and the byte consisting of bits 7:0 of word 255. Each byte shall be added with unsigned arithmetic, and overflow shall be ignored. The sum of all bytes is zero when the checksum is correct</p> <p>bit 7 - 0 Signature Code Bits 7:0 of this word shall contain the value A5h.</p>

Error Outputs:

If DEVICE CONFIGURATION FREEZE LOCK is set or If any of the bit modification restrictions described are violated, the device returns command aborted.

Registers	7	6	5	4	3	2	1	0
Cylinder High	Word Location Number							
Cylinder Low	Bit Location Number bit15 - 8							
Device/Head	-	X	-	DRV	XX			
Sector Number	Bit Location Number bit 7 - 0							
Sector Count	XX (Vendor Unique)							

Sector Count Register:

This register contains vendor unique value by the device.

Cylinder Low Register, Sector Number:

If the command was aborted because an attempt was made to modify a mode or feature that cannot be modified with the device in its current state, these registers contain bits (15:0) set in the bit positions that correspond to the bits in the device configuration overlay data structure words 1, 2, or 7 for each mode or feature that cannot be changed. If not, the value is 00h.

Cylinder High Register:

If the command was aborted because an attempt was made to modify a bit that cannot be modified with the device in its current state, this register contains the offset of the word that cannot be changed. If not, the value is 00h.

### 6.3.2.12 Note For Write Cache and Auto Reallocation

#### (1) Loss of data in write cache

Write cache is a performance enhancement whereby the device reports as completion the write commands to the host as soon as the device has received all of the data into its cache buffer memory. This means that there is a possibility that power off even after write command completion might cause the loss of the data that the device has not written onto the media.

Therefore it is recommended that some other command except write command shall be executed before powering the device off.

#### (2) Error Report and Auto Write Reallocation

In case of write cache mode, the device reports the write command completion after receiving all data from host immediately. After this command completion, the device automatically reallocates the error sector when the device cannot recover the error in write operation. By this auto reallocation, the unrecoverable error sector is reassigned to a spare sector, and the data of the error sector are written on the spare sector. If the device cannot recover the data by this auto write reallocation, the device reports the error as follows:

- a) The error occurred when the command execution is on going, the error is reported for the current command.
- b) The error occurred when the command execution is not on going, the error is reported for by the next command.

In case of non-write cache mode, the device reports the write command completion after the completion of write operation on the media. If an error occurred during write operation on the media, the device automatically reallocates the error sector when the device cannot recover the error in write operation and reports the command completion.

The Auto Write Reallocation cannot be disabled.

#### (3) Read Auto Reallocation

Non recovered read errors:

When a read operation fails after error recovery is fully carried out, an error is reported to the host. This error location is registered internally as a candidate for the read reallocation. When the error location is specified as a termite of subsequent write operation, the error location is reallocated automatically.


Recovered read errors:

When a read error operation for a sector failed once and recovered at the certain retry step, the recovered sector of the data is reallocated automatically.

## 6.4 Interface Signal Timing

### 6.4.1 Data Transfer Timing

Figures 6-4, 6-5, and 6-7 show the timing for asserting interface signals for transferring 16-bit and 8-bit data.




\*1 Device Address consists of signals CS0-, CS1-, and DA2-0

\*2 Data consists of DD0-15(16 bit) or DD0-7(8 bit)


SYMBOL	Description	MIN(ns)	MAX(ns)
t <sub>0</sub>	Cycle Time	120	
t <sub>1</sub>	Address Valid to DIOR-/DIOW- Setup	25	
t <sub>2</sub>	DIOR-/DIOW- Pulse Width	70	
t <sub>2i</sub>	DIOR-/DIOW- Recovery	25	
t <sub>3</sub>	DIOW- Data Setup	20	
t <sub>4</sub>	DIOW- Data Hold	10	
t <sub>5</sub>	DIOR- Data Setup	20	
t <sub>6</sub>	DIOR- Data Hold	5	
t <sub>6Z</sub>	DIOR- Data tristate		30
t <sub>7</sub>	Addr Valid To IOCS16- Assertion(MAX)		40
t <sub>8</sub>	Addr Valid To IOCS16- Negation (MAX)		30
t <sub>9</sub>	DIOR-/DIOW- to Address Valid Hold	10	

Figure 6-5 IORDY Timing



SYMBOL	Description	MIN(ns)	MAX(ns)
tA	IORDY Setup Time		35
tB	IORDY Pulse Width		1250
tRD	Read Data Valid to IORDY active	0	
tB	IORDY assertion to release		5

Figure 6-7 Multi-word DMA Data Transfer Timing(Mode 2)



\*3 Data Consists DD(15:0)


SYMBOL	Description	MIN(ns)	MAX(ns)
tO	Cycle Time	120	
tD	DIOR- /DIOW- Pulse Width	70	
tE	DIOR- Data Access		50
tF	DIOR- Data Hold	5	

t <sub>Gr</sub>	DIOR- Data Setup	20	
t <sub>Gw</sub>	DIOW- Data Setup	20	
t <sub>H</sub>	DIOW- Data Hold	10	
t <sub>i</sub>	DMACK to DIOR- / DIOW- Setup	0	
t <sub>J</sub>	DIOR- / DIOW- to DMACK Hold	5	
t <sub>k</sub>	DIOR- / DIOW- Negated Pulse Width	25	
t <sub>L</sub>	DIOR- / DIOW- to DMARQ Delay		35
t <sub>M</sub>	CS(1:0) valid to DIOR-/DIOW-	25	
t <sub>N</sub>	CS(1:0) hold	25	
t <sub>z</sub>	DMACK- to tristate		25

### 6.4.2 Ultra DMA Data Transfer Timing

Figures 6-8 through 6-12 and 6-13 through 17 define the timings associated with all phases of Ultra DMA data transfer.

Figure 6-8 Initiating an Ultra DMA Read



Note: The definitions for the STOP, HDMARDY and DSTROBE signal lines are not in effect until DMARQ and DMACK are asserted.


SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode3(ns)		Mode4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{DVS}$	70		48		31		20		6.7		4.8		Data valid setup time at sender
$t_{DVH}$	6.2		6.2		6.2		6.2		6.2		4.8		Data valid hold time at sender
$t_{FS}$		230		200		170		130		120		90	First strobe
$t_{UI}$	0		0		0		0		0		0		Unlimited interlock
$t_{AZ}$		10		10		10		10		10		10	Maximum time allowed for output drivers to release
$t_{ZAD}$	0		0		0		0		0		0		Maximum delay time for output drivers turning on
$t_{ENV}$	20	70	20	70	20	70	20	55	20	55	20	50	Envelope time
$t_{ZIORDY}$	0		0		0		0		0		0		Minimum time waiting before driving IORDY
$t_{ZFS}$	0		0		0		0		0		35		Time from STROBE output released-to-driving until the first transition of critical timing
$t_{DZFS}$	70		48		31		20		6.7		25		Time from data output released-to-driving until the first transition of critical timing
$t_{ACK}$	20		20		20		20		20		20		Setup and hold times before assertion and negation of DMACK_

K6602743

Rev.2

02.12.'02


Figure 6-9 Sustained Ultra DMA Read Data



Note: DD(15:0) and DSTROBE signals are shown at both the host and the device to emphasize that cable settling time as well as cable propagation delay shall not allow the data signals to be considered stable at the host until some time after they are driven by the device.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode3(ns)		Mode4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CYC}$	112		73		54		39		25		16.8		Cycle time allowing for asymmetry and clock variation
$t_{2CYC}$	230		153		115		86		57		38		Two cycle time allowing for clock variation
$t_{DS}$	15		10		7		7		5		4		Data setup time at recipient
$t_{DH}$	5		5		5		5		5		4.6		Data hold time at recipient
$t_{DVS}$	70		48		31		20		6.7		4.8		Data valid setup time at sender
$t_{DVH}$	6.2		6.2		6.2		6.2		6.2		4.8		Data valid hold time at sender
$t_{DSIC}$	14.7		9.7		6.8		6.8		4.8		2.3		Recipient IC data setup time
$t_{DHIC}$	4.8		4.8		4.8		4.8		4.8		2.8		Recipient IC data hold time
$t_{DVSIC}$	72.9		50.9		33.9		22.6		9.5		6.0		Sender IC data valid setup time
$t_{DVHIC}$	9.0		9.0		9.0		9.0		9.0		6.0		Sender IC data valid hold time


Figure 6-10 Host pausing an Ultra DMA Read



Note: The host asserts STOP to request termination of the Ultra DMA burst no sooner than  $t_{RP}$  after HDMARDY- is negated.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode3(ns)		Mode4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{RFS}$		75		70		60		60		60		50	Ready-to-final STROBE time
$t_{RP}$	160		125		100		100		100		85		Ready-to-pause time

Figure 6-11 Device terminating an Ultra DMA Read



Note: The definitions for the STOP, HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode3(ns)		Mode4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CVS}$	70		48		31		20		6.7		10		CRC word valid setup time at sender
$t_{CVH}$	6.2		6.2		6.2		6.2		6.2		10		CRC word valid hold time at sender
$t_{LI}$	0	150	0	150	0	150	0	100	0	100	0	75	Limited interlock time
$t_{MLI}$	20		20		20		20		20		20		Interlock time with minimum
$t_{AZ}$		10		10		10		10		10		10	Maximum time allowed for output drivers to release
$t_{ZAH}$	20		20		20		20		20		20		Minimum delay time for output drivers turning on
$t_{IORDYZ}$		20		20		20		20		20		20	Maximum time before releasing IORDY
$t_{ACK}$	20		20		20		20		20		20		Setup and hold times before assertion and negation of DMACK
$t_{SS}$	50		50		50		50		50		50		Time from STROBE edge to negation of DMARQ or assertion of STOP


Figure 6-12 Host terminating an Ultra DMA Read



Note: The definitions for the STOP, HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode3(ns)		Mode4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CVS}$	70		48		31		20		6.7		10		CRC word valid setup time at sender
$t_{CVH}$	6.2		6.2		6.2		6.2		6.2		10		CRC word valid hold time at sender
$t_{LI}$	0	150	0	150	0	150	0	100	0	100	0	75	Limited interlock time
$t_{MLI}$	20		20		20		20		20		20		Interlock time with minimum
$t_{AZ}$		10		10		10		10		10		10	Maximum time allowed for output drivers to release
$t_{ZAH}$	20		20		20		20		20		20		Minimum delay time for output drivers turning on
$t_{RFS}$		75		70		60		60		60		50	Ready-to-final-STROBE time
$t_{RP}$	160		125		100		100		100		85		Ready-to-pause time
$t_{IORDYZ}$		20		20		20		20		20		20	Maximum time before releasing IORDY
$t_{ACK}$	20		20		20		20		20		20		Setup and hold times before assertion and negation of DMACK


Figure 6-13 Initiating an Ultra DMA Write



Note: The definitions for the STOP, DDMARDY and HSTROBE signal lines are not in effect until DMARQ and DMACK are asserted.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode3(ns)		Mode4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{DVS}$	70		48		31		20		6.7		4.8		Data valid setup time at sender
$t_{DVH}$	6.2		6.2		6.2		6.2		6.2		4.8		Data valid hold time at sender
$t_{LI}$	0	150	0	150	0	150	0	100	0	100	0	75	Limited interlock time
$t_{UI}$	0		0		0		0		0		0		Unlimited interlock
$t_{ENV}$	20	70	20	70	20	70	20	55	20	55	20	50	Envelope time
$t_{ZIORDY}$	0		0		0		0		0		0		Minimum time before driving IORDY
$t_{ACK}$	20		20		20		20		20		20		Setup and hold times before assertion and negation of DMACK_
$t_{DZFS}$	70		48		31		20		6.7		25		Time from data output released-to-driving until the first transition of critical timing


Figure 6-14 Sustained Ultra DMA Write Data



Note: DD(15:0) and HSTROBE signals are shown at both the device and the host to emphasize that cable settling time as well as cable propagation delay shall not allow the data signals to be considered stable at the device until some time after they are driven by the host.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode 3(ns)		Mode 4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CYC}$	112		73		54		39		25		16.8		Cycle time allowing for asymmetry and clock variation
$t_{2CYC}$	230		153		115		86		57		38		Two cycle time allowing for clock variation
$t_{DS}$	15		10		7		7		5		4		Data setup time at recipient
$t_{DH}$	5		5		5		5		5		4.6		Data hold time at recipient
$t_{DVS}$	70		48		31		20		6.7		4.8		Data valid setup time at sender
$t_{DVH}$	6.2		6.2		6.2		6.2		6.2		4.8		Data valid hold time at sender
$t_{DSIC}$	14.7		9.7		6.8		6.8		4.8		2.3		Recipient IC data setup time
$t_{DHIC}$	4.8		4.8		4.8		4.8		4.8		2.8		Recipient IC data hold time
$t_{DVSIC}$	72.9		50.9		33.9		22.6		9.5		6.0		Sender IC data valid setup time
$t_{DVHIC}$	9		9		9		9		9		6		Sender IC data valid hold time


Figure 6-15 Device pausing an Ultra DMA Write



Note: The device negates DMARQ to request termination of the Ultra DMA burst no sooner than  $t_{RP}$  after DDMARDY- is negated.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode 3(ns)		Mode 4(ns)		Mde5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{RFS}$		75		70		60		60		60		50	Ready-to-final STROBE time
$t_{RP}$	160		125		100		100		100		85		Ready-to-pause time


Figure 6-16 Host terminating an Ultra DMA Write



Note: The definitions for the STOP, DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode 3(ns)		Mode 4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CVS}$	70		48		31		20		6.7		10		CRC word valid setup time at sender
$t_{CVH}$	6.2		6.2		6.2		6.2		6.2		10		CRC word valid hold time at sender
$t_{LI}$	0	150	0	150	0	150	0	100	0	100	0	75	Limited interlock time
$t_{MLI}$	20		20		20		20		20		20		Interlock time with minimum
$t_{AZ}$		10		10		10		10		10		10	Maximum time allowed for output drivers to release
$t_{IORDYZ}$		20		20		20		20		20		20	Maximum time before releasing IORDY
$t_{ACK}$	20		20		20		20		20		20		Setup and hold times for DMACK
$t_{SS}$	50		50		50		50		50		50		Time from STROBE edge to negation of DMARQ or assertion of STOP

Figure 6-17 Device terminating an Ultra DMA Write




Note: The definitions for the STOP, DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.

SYMBOL	Mode 0(ns)		Mode 1(ns)		Mode 2(ns)		Mode 3(ns)		Mode 4(ns)		Mode5(ns)		Description
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CVS}$	70		48		31		20		6.7		10		CRC word valid setup time at sender
$t_{CVH}$	6.2		6.2		6.2		6.2		6.2		10		CRC word valid hold time at sender
$t_{LI}$	0	150	0	150	0	150	0	100	0	100	0	75	Limited interlock time
$t_{MLI}$	20		20		20		20		20		20		Interlock time with minimum
$t_{RFS}$		75		70		60		60		60		50	Ready-to-final-STROBE time
$t_{RP}$	160		125		100		100		100		85		Ready-to-pause time
$t_{IORDYZ}$		20		20		20		20		20		20	Maximum time before releasing IORDY
$t_{ACK}$	20		20		20		20		20		20		Setup and hold times for DMACK

### 6.4.3 Power On and Hardware Reset Timing

Figure 6-18 Power On and Hardware Reset Timing



SYMBOL	Description	MIN	MAX	Units
$t_M$	RESET- Pulse Width	25		$\mu\text{s}$
$t_{N0}$	DRV 0 RESET negation to BSY bit set to one, release PDIAD_		400	ns
$t_{P0}$	DRV 0 release DASP--		1	ms
$t_{R0}$	DRV 0 sample of DASP-	1	450	ms
$t_S$	DRV 0 sample of PDIAG-	1ms	31s	-
$t_{R1}$	DRV 1 assert DASP-		400	ms
$t_{N1}$	DRV 1 negate PDIAG- if asserted		1	ms
$t_Q$	DRV 1 assert PDIAG-		30	sec

< Glossary >

<b>ATA</b>	AT Attachment
<b>ABRT</b>	Aborted Command
<b>AMNF</b>	AM Not Found
<b>APM</b>	Advanced Power Management
<b>BIOS</b>	Basic Input-Output System
<b>BPI</b>	Bit Per Inch
<b>BSY</b>	Busy
<b>CDR</b>	Constant Density Recording
<b>CHS</b>	Cylinder Head Sector
<b>CORR</b>	Corrected Data
<b>CRC</b>	Cyclic Redundancy Check
<b>CSS</b>	Contact Start/Stop
<b>CYL</b>	Cylinder
<b>DMA</b>	Direct Memory Accessing
<b>DRV</b>	Drive
<b>DRDY</b>	Drive Ready
<b>DRQ</b>	Data Request
<b>DSC</b>	Drive Seek Complete
<b>DWF</b>	Drive Write Fault
<b>ECC</b>	Error Checking and Correction
<b>ERR</b>	Error
<b>GND</b>	Ground
<b>GB</b>	1000,000,000 bytes
<b>HD</b>	Head
<b>HDA</b>	Head/Disk Assembly
<b>HDD</b>	Hard Disk Drive
<b>I/O</b>	Input/Output
<b>ICRC</b>	Interface CRC Error
<b>IDE</b>	Intelligent Device Electronics
<b>IDNF</b>	ID Not Found
<b>IDX</b>	Index
<b>MB</b>	1000,000 bytes
<b>ME<sup>2</sup>PRML</b>	Modified, Extended, Extended Partial Response Maximum Likelihood
<b>PCBA</b>	Printed Circuit Board Assembly
<b>PIO</b>	Programmed Input-output
<b>p-p</b>	peak to peak
<b>RPM</b>	Rotation Per Minute
<b>SC</b>	Sector Count Register
<b>sec</b>	second
<b>SMART</b>	Self-monitoring, Analysis and Reporting Technology
<b>SPT</b>	Sector Per Track
<b>SRST</b>	Software Reset
<b>TK0NF</b>	Track 0 Not Found
<b>TPI</b>	Track Per Inch
<b>Typ.</b>	Typical
<b>UNC</b>	Uncorrectable ECC error

**<Reference>**

**Factory Packaging**

The structure of the factory packaging is described in this reference.



(1) Packaging Components

No.	Name	Materials	Quantity
1	Package box	Card box	1
2	HDD Cushion	Card Board	1
3	Upper Cushion	Card Board	1
4	Side Cushion	Card Board	4
5	Desiccant	Silicagel	50
6	Vinyl Package	ESD protective bags	50

(2) Standard Identification Label

The label is indicated on the exterior of the package. The following items will be based on user request.

- (a) HDD type
- (b) HDD serial number
- (c) Package serial number
- (d) Quantity



(Unit: mm)