

HITACHI

Inspire the Next

Hard Disk Drive Specification

Travelstar 7K100

2.5 inch Serial ATA hard disk drive

Models:

HTS721010G9SA00

HTS721080G9SA00

HTS721060G9SA00



Version 2.1

13 July 2006

Hard Disk Drive Specification

Travelstar 7K100

2.5 inch Serial ATA hard disk drive

Models:

HTS721010G9SA00

HTS721080G9SA00

HTS721060G9SA00



Version 2.1

13 July 2006

1st Edition (Revision 1.4) (02 September 2005) Revised
2nd Edition (Revision 2.0)(07 September 2005) Revised
3rd Edition (Revision 2.1)(13 July 2006) Final

The following paragraph does not apply to the United Kingdom or any country where such provisions are inconsistent with local law: HITACHI GLOBAL STORAGE TECHNOLOGIES PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer or express or implied warranties in certain transactions, therefore, this statement may not apply to you.

This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. Hitachi may make improvements or changes in any products or programs described in this publication at any time.

It is possible that this publication may contain reference to, or information about, Hitachi products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Hitachi intends to announce such Hitachi products, programming, or services in your country.

Technical information about this product is available by contacting your local Hitachi Global Storage Technologies representative or on the Internet at

<http://www.hitachigst.com>

Hitachi Global Storage Technologies may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. ©Copyright Hitachi Global Storage Technologies

Note to U.S. Government Users - Documentation related subject to restricted rights - Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with Hitachi Global Storage Technologies Inc.

Table of Contents

1.0. General	1
1.1. Introduction	1
1.2. References	1
1.3. Abbreviations	1
1.4. Caution	3
2.0. General features of the drive	5
3.0. Fixed-disk subsystem description	9
3.1. Control electronics	9
3.2. Head disk assembly	9
4.0. Drive characteristics	11
4.1. Formatted capacity	11
4.2. Data sheet	11
4.3. Drive organization	12
4.3.1 Drive format	12
4.3.2 Cylinder allocation	12
4.4. Performance characteristics	14
4.4.1 Command overhead	14
4.4.2 Mechanical positioning	14
4.4.3 Drive ready time	16
4.4.4 Operating modes	16
5.0. Data integrity	19
5.1. Data loss at power off	19
5.2. Write Cache	19
5.3. Equipment status	19
5.4. WRITE safety	20
5.5. Data buffer test	20
5.6. Error recovery	20
5.7. Automatic reallocation	20
5.7.1 Nonrecovered write errors	20
5.7.2 Nonrecoverable read error	20
5.7.3 Recovered read errors	20
5.8. ECC	21
6.0. Specification	23
6.1. Environment	23
6.1.1 Temperature and humidity	23
6.1.2 Corrosion test	24
6.2. Radiation noise	24
6.3. Conductive noise	25
6.4. Magnetic fields	25
6.5. DC power requirements	25
6.5.1 Power consumption efficiency	26
6.6. Reliability	27

6.6.1	Data integrity	27
6.6.2	Cable noise interference	27
6.6.3	Service life and usage condition	27
6.6.4	Preventive maintenance	27
6.6.5	Load/Unload	27
6.7.	Emergency unload	28
6.7.1	Required power-off sequence	28
6.8.	Mechanical specifications.....	29
6.8.1	Physical dimensions and weight	29
6.8.2	Mounting hole locations	29
6.8.3	Connector and jumper description	30
6.8.4	Drive mounting	30
6.8.5	Load/unload mechanism	30
6.9.	Vibration and shock.....	30
6.9.1	Operating vibration	30
6.9.2	Nonoperating vibration	31
6.9.3	Operating shock	31
6.9.4	Nonoperating shock	32
6.10.	Acoustics.....	32
6.10.1	Discrete tone penalty	32
6.11.	Identification labels	33
6.12.	Safety	33
6.12.1	UL and CSA approval	33
6.12.2	German safety mark	33
6.12.3	Flammability	33
6.12.4	Safe handling	33
6.12.5	Environment	33
6.12.6	Secondary circuit protection	34
6.13.	Electromagnetic compatibility.....	34
6.13.1	CE mark	34
6.13.2	C-TICK mark	34
6.13.3	BSMI mark	34
6.14.	Packaging.....	34
7.0.	Electrical interface specification.....	35
7.1.	Cabling.....	35
7.2.	Interface connector	35
7.3.	Signal definitions	36
8.0.	General.....	39
8.1.	Introduction.....	39
8.2.	Terminology	39
8.3.	Deviations from standard.....	39
9.0.	Registers.....	41
9.1.	Register naming convention	41
9.2.	Command Register	42
9.3.	Device Control Register	42
9.4.	Device Register.....	42

9.5. Error Register.....	43
9.6. Features Register	43
9.7. LBA High Register	43
9.8. LBA Low Register.....	44
9.9. LBA Mid Register	44
9.10. Sector Count Register	44
9.11. Status Register	44
10.0. General operation descriptions.....	47
10.1. Reset response	47
10.2. Register initialization.....	48
10.3. Diagnostic and Reset considerations	48
10.4. Power-off considerations	48
10.4.1 Load/Unload	48
10.4.2 Emergency unload	49
10.4.3 Required power-off sequence	49
10.5. Sector Addressing Mode.....	49
10.5.1 Logical CHS Addressing Mode	50
10.5.2 LBA Addressing Mode	50
10.6. Power management features	50
10.6.1 Power mode	51
10.6.2 Power management commands	51
10.6.3 Standby/Sleep command completion time	51
10.6.4 Standby timer	51
10.6.5 Status	51
10.6.6 Interface capability for power modes	52
10.6.7 Initial Power Mode at Power On	52
10.7. Advanced Power Management (ABLE-3) feature	52
10.7.1 Performance Idle Mode	52
10.7.2 Active Idle Mode	53
10.7.3 Low Power Idle Mode	53
10.7.4 Transition time	53
10.8. Interface Power Management Mode (Slumber and Partial)	53
10.9. S.M.A.R.T. Function	53
10.9.1 Attributes	54
10.9.2 Attribute values	54
10.9.3 Attribute thresholds	54
10.9.4 Threshold exceeded condition	54
10.9.5 S.M.A.R.T. commands	54
10.9.6 S.M.A.R.T. operation with power management modes	54
10.10. Security Mode Feature Set.....	54
10.10.1 Security mode	55
10.10.2 Security level	55
10.10.3 Password	55
10.10.4 Master Password Revision Code	55
10.10.5 Command table	59
10.11. Protected Area Function	60

10.11.1 Example for operation (In LBA Mode)	60
10.11.2 Set Max security extension commands	61
10.12. Seek Overlap.....	62
10.13. Write Cache function.....	63
10.14. Reassign Function.....	63
10.14.1 Auto Reassign Function	64
10.15. 48-bit Address Feature Set.....	65
10.16. Software Setting Preservation Feature Set	65
10.16.1 Preserved software settings	65
10.17. Native Command Queuing	66
11.0. Command protocol	67
11.1. Data In commands	67
11.2. Data Out Commands.....	68
11.3. Non-data commands	68
11.4. DMA Data Transfer Commands.....	69
11.5. First-parity DMA Commands.....	70
12.0. Command descriptions.....	71
12.1. Check Power Mode (E5h/98h)	75
12.2. Device Configuration Overlay (B1h)	76
12.2.1 DEVICE CONFIGURATION RESTORE (subcommand C0h)	76
12.2.2 DEVICE CONFIGURATION FREEZE LOCK (subcommand C1h)	76
12.2.3 DEVICE CONFIGURATION IDENTIFY (subcommand C2h)	77
12.2.4 DEVICE CONFIGURATION SET (subcommand C3h)	77
12.3. Execute Device Diagnostic (90h)	80
12.4. Flush Cache (E7h)	81
12.5. Flush Cache EXT (EAh).....	82
12.6. Format Track (50h: vendor specific)	83
12.7. Format Unit (F7h: vendor specific)	84
12.8. Identify Device (ECh).....	85
12.9. Idle (E3h/97h).....	96
12.10. Idle Immediate (E1h/95h).....	97
12.11. Initialize Device Parameters (91h)	98
12.12. Read Buffer (E4h).....	99
12.13. Read DMA (C8h/C9h).....	100
12.14. Read DMA EXT (25h)	102
12.15. Read FPDMA Queued (60h)	104
12.16. Read Log Ext (2Fh)	106
12.16.1 General Purpose Log Directory	107
12.16.2 Extended Comprehensive SMART Error Log	108
12.16.3 Extended Self-test log sector	110
12.16.4 Command Error	112
12.17. Read Long (22h/23h).....	113
12.18. Read Multiple (C4h).....	115
12.19. Read Multiple EXT (29h).....	117
12.20. Read Native Max ADDRESS (F8h).....	118
12.21. Read Native Max ADDRESS EXT (27h)	119

12.22. Read Sectors (20h/21h).....	120
12.23. Read Sector(s) EXT (24h)	121
12.24. Read Verify Sectors (40h/41h)	123
12.25. Ready Verify Sector(s) EXT (42h).....	125
12.26. Recalibrate (1xh)	127
12.27. Security Disable Password (F6h).....	128
12.28. Security Erase Prepare (F3h)	129
12.29. Security Erase Unit (F4h)	130
12.30. Security Freeze Lock (F5h)	132
12.31. Security Set Password (F1h).....	133
12.32. Security Unlock (F2h)	135
12.33. Seek (7xh).....	136
12.34. Sense Condition (F0h: vendor specific)	137
12.35. Set Features (EFh)	138
12.36. Set Max ADDRESS (F9h).....	140
12.37. Set Max ADDRESS EXT (37h)	142
12.38. Set Multiple (C6h)	144
12.39. Sleep (E6h/99h)	145
12.40. S.M.A.R.T. Function Set (B0h).....	146
12.40.1 S.M.A.R.T. Subcommands	146
12.40.2 Device Attribute Data Structure	152
12.40.3 Device Attribute Thresholds data structure	157
12.40.4 S.M.A.R.T. Log Directory	159
12.40.5 S.M.A.R.T. error log sector	159
12.40.6 Self-test log data structure	162
12.40.7 Selective self-test log data structure	162
12.40.8 Error reporting	163
12.41. Standby (E2h/96h).....	164
12.42. Standby Immediate (E0h/94h).....	165
12.43. Write Buffer (E8h).....	166
12.44. Write DMA (CAh/CBh)	167
12.45. Write DMA EXT (35h)	169
12.46. Write DMA FUE Ext (3Dh).....	171
12.47. Write FPDMA Queued (61h)	173
12.48. Write Log Ext (3Fh)	175
12.49. Write Long (32h/33h).....	176
12.50. Write Multiple (C5h)	178
12.51. Write Multiple EXT (39h).....	179
12.52. Write Multiple FUA Ext (CEh).....	181
12.53. Write Sectors (30h/31h).....	183
12.54. Write Sectors(s) EXT (34h).....	185
12.55. Write Verify (3Ch: vendor specific).....	186
13.0. Timings	187

List of Tables

Table 1: Formatted capacities	11
Table 2: Mechanical positioning performance	11
Table 3: Cyliner allocationCyliner allocation.....	12
Table 4: Performance characteristics	14
Table 5: Mechanical positioning performance	14
Table 6: Full stroke seek time.....	15
Table 7: Single track seek time.....	15
Table 8: Latency Time.....	16
Table 9: Drive ready time	16
Table 10: Description of operating modes.....	16
Table 11: Mode transition time.....	17
Table 12: Temperature and humidity	23
Table 13: Limits of temperature and humidity	24
Table 14: Magnetic flux density limits.....	24
Table 15: DC Power requirements	25
Table 16: Power consumption efficiency	26
Table 17: Physical dimensions and weight.....	29
Table 18: Random vibration PSD profile break points (operating).....	30
Table 19: Random Vibration PSD Profile Breaking points (nonoperating).....	31
Table 20: Operating shock.....	31
Table 21: Non operating shock.....	32
Table 22: Sound power levels.....	32
Table 23: Parameter descriptions.....	37
Table 24: Device Control Register	42
Table 25: Device Register	42
Table 26: Error Register	43
Table 27: Status Register.....	44
Table 28: Reset response table	47
Table 29: Default Register Values.....	48
Table 30: Diagnostic codes.....	48
Table 31: Power conditions	52
Table 32: Initial setting.....	56
Table 33: Usual operation for POR	57
Table 34: Password lost.....	58
Table 35: Command table for device lock operation.....	59
Table 36: Set Max SET PASSWORD data content	61
Table 37: Set Max security mode transition	62
Table 38: Seek overlap	63
Table 39: Command Set (1 of 2)	71
Table 40: Command Set (2 of 2)	72
Table 41: Command Set (subcommand)	73
Table 42: Check Power Mode Command (E5h/98h)	75

Table 43: Device Configuration Overlay Command (B1h)	76
Table 44: Device Configuration Overlay Features register values.....	76
Table 45: Device Configuration Overlay Data structure.....	78
Table 46: DCO error information definition.	78
Table 47: Execute Device Diagnostic command (90h).....	80
Table 48: Flush Cache command (E7h)	81
Table 49: Flush Cache command (E7h)	82
Table 50: Format Track command (50h).....	83
Table 51: Format Unit command (F7h).....	84
Table 52: Identify Device command (ECh).....	85
Table 53: Identify device information. (Part 1 of 7).....	86
Table 54: Identify device information. (Part 2 of 7).....	87
Table 55: Identify device information. (Part 3 of 7).....	88
Table 56: Identify device information. (Part 4 of 7).....	90
Table 57: Identify device information. (Part 5 of 7).....	91
Table 58: Identify device information. (Part 6 of 7).....	93
Table 59: Identify device information. (Part 7 of 7).....	94
Table 60: Number of cylinders/heads/sectors.....	95
Table 61: Idle command (E3h/97h).....	96
Table 62: Idle Immediate command (E1h/95h).....	97
Table 63: Initialize Device Parameters command (91h)	98
Table 64: Read Buffer (E4h)	99
Table 65: Read DMA command (C8h/C9h).....	100
Table 66: Read DMA EXT (25h).....	102
Table 67: Read Log Ext Command (2Fh)	106
Table 68: Log Address Definition	107
Table 69: General Purpose Log Directory.....	107
Table 70: Extended Comprehensive SMART Error Log	108
Table 71: Extended Error log data structure.....	108
Table 72: Command data structure.....	109
Table 73: Error data structure	110
Table 74: 59 Command Error information	112
Table 75: Read Long (22h/23h).....	113
Table 76: Read Multiple (C4h).....	115
Table 77: Read Multiple EXT (29h).....	117
Table 78: Read Native Max ADDRESS (F8h).....	118
Table 79: Read Native Max ADDRESS EXT (27h)	119
Table 80: Read Sectors (20h/21h)	120
Table 81: Read Sector(s) EXT Command (24h)	121
Table 82: Read Verify Sectors (40h/41h).....	123
Table 83: Read Verify Sector(s) EXT Command (42h).....	125
Table 84: Recalibrate (1xh)	127
Table 85: Security Disable Password (F6h)	128
Table 86: Password Information for Security Disable Password command	128
Table 87: Security Erase Prepare (F3h).....	129
Table 88: Security Erase Unit (F4h).....	130

Table 89: Erase Unit information	130
Table 90: Security Freeze Lock (F5h).....	132
Table 91: Security Set Password (F1h)	133
Table 92: Security Set Password information	133
Table 93: Security Unlock (F2h).....	135
Table 94: Seek (7xh).....	136
Table 95: Sense Condition (F0h: vendor specific)	137
Table 96: Set Features (EFh).....	138
Table 97: Set Max ADDRESS (F9h).....	140
Table 98: Set Max ADDRESS EXT Command (37h)	142
Table 99: Set Multiple command (C6h).....	144
Table 100: Sleep (E6h/99h).....	145
Table 101: S.M.A.R.T. Function Set (B0h).....	146
Table 102: Device Attribute Data Structure	152
Table 103: Status Flag definitions	154
Table 104: Device Attribute Thresholds Data Structure	157
Table 105: Individual Threshold Data Structure	157
Table 106: S.M.A.R.T. Log Directory.....	159
Table 107: S.M.A.R.T. error log sector.....	159
Table 108: Command data structure.....	160
Table 109: Command data structure.....	160
Table 110: Error data structure	161
Table 111: Self-test log data structure.....	162
Table 112: S.M.A.R.T. Error Codes.....	163
Table 113: Standby (E2h/96h).....	164
Table 114: Standby Immediate (E0h/94h).....	165
Table 115: Write Buffer (E8h)	166
Table 116: Write DMA (CAh/CBh).....	167
Table 117: Write DMA (35h).....	169
Table 118: Write Log Ext (3Fh).....	175
Table 119: Write Long (32h/33h).....	176
Table 120: Write Multiple (C5h).....	178
Table 121: Write Multiple EXT (39h).....	179
Table 122: Write Sectors Command (30h/31h).....	183
Table 123: Write Sector(s) EXT Command (34h)	185

1.0 General

1.1 Introduction

This document describes the specifications of the Travelstar 7K100, a 2.5-inch hard disk drive with Serial ATA interface and a rotational speed of 7200 RPM.

Drive name	Number	Capacity	Height(mm)	Rotation
Travelstar 7K100-100	HTS721010G9SA00	100	9.5	7200
Travelstar 7K100-80	HTS721080G9SA00	80	9.5	7200
Travelstar 7K100-60	HTS721060G9SA00	60	9.5	7200

These specifications are subject to change without notice.

1.2 References

- Serial ATA II: Extensions to Serial ATA 1.0a (Revision 1.1 13 November - 2003)

1.3 Abbreviations

Abbreviation Meaning

A	Ampere
AC	alternating current
AT	Advanced Technology
ATA	Advanced Technology Attachment
BIOS	Basic Input/Output System
C	Celsius
CSA	Canadian Standards Association
C-UL	Canadian-Underwriters Laboratory
Cyl	cylinder
DC	Direct Current
DFT	Drive Fitness Test
DMA	Direct Memory Access
ECC	error correction code
EEC	European Economic Community
EMC	electromagnetic compatibility
ERP	Error Recovery Procedure
ESD	Electrostatic Discharge
FCC	Federal Communications Commission
FRU	field replacement unit
G	gravity (a unit of force)

G ² /Hz	(32 ft/sec) ² per Hertz
Gb	1,000,000,000 bits
Gbps	1,000,000,000 bits per second
GND	ground
h	hexadecimal
HDD	hard disk drive
Hz	Hertz
I	Input
ILS	integrated lead suspension
I/O	Input/Output
ISO	International Standards Organization
KB	1,000 bytes
Kbpi	1000 bits per inch
kgf-cm	kilogram (force)-centimeter
KHz	kilohertz
LBA	logical block addressing
Lw	unit of A-weighted sound power
m	meter
max	maximum
MB	1,000,000 bytes
Mbps	1,000,000 bits per second
MHz	megahertz
MLC	Machine Level Control
mm	millimeter
ms	millisecond
us, ms	microsecond
O	Output
OD	Open Drain
PIO	Programmed Input/Output
POH	power on hours
Pop	population
P/N	part number
p-p	peak-to-peak
PSD	power spectral density
RES	radiated electromagnetic susceptibility
RFI	radio frequency interference
RH	relative humidity
RMS	root mean square
RPM	revolutions per minute
RST	reset
R/W	read/write
sec	second
SELV	secondary low voltage

S.M.A.R.T Self-Monitoring, Analysis, and Reporting Technology

TPI tracks per inch

Trk track

TTL transistor-transistor logic

UL Underwriters Laboratory

V volt

VDE Verband Deutscher Electrotechniker


W watt

3-state transistor-transistor tristate logic


1.4 Caution

- Do not apply force to the top cover.
- Do not cover the breathing hole on the top cover.
- Do not touch the interface connector pins or the surface of the printed circuit board
- This drive can be damaged by electrostatic discharge (ESD). Any damages incurred to the drive after its removal from the shipping package and the ESD protective bag are the responsibility of the user.

Do not press!



Do not cover this hole



Covering this hole will result in loss of data

2.0 General features of the drive

- Formatted capacities of 100 GB, 80 GB, 60 GB
- 2.5-inch, 9.5-mm Height
- Spindle speeds of 7200 RPM
- SATA Interface conforming to Serial ATA/High Speed Serialized AT Attachment (Revision 1.0a 7-January-2003)
- Sector format of 512 bytes/sector
- Integrated controller
- No-ID recording format
- Coding: 100/106
- Multi zone recording
- Enhanced ECC
 - 10 bit 40 symbol non Interleaved Read Solomon code
 - Non interleave On-The-Fly correction
 - Included 2 symbol system ECC
- Segmented Buffer with write cache
 - 8192 KB - Upper 418 KB is used for firmware
- Fast data transfer rate up to 1.5Gbps
- Media data transfer rate (max): 629 Mb/s
- Average seek time: 10 ms for read
- Closed-loop actuator servo (Embedded Sector Servo)
- Rotary voice coil motor actuator
- Load/unload mechanism
- Mechanical latch
 - 0.9 Watts at idle state
- Power on to ready
 - 4.0 sec
- Operating shock
 - 2940 m/sec² (300 G) 2ms
 - 1568 m/sec² (160G) 1ms
- Nonoperating shock
 - 9800 m/sec² (1000 G)/ 1ms

Part 1. Functional specification

3.0 Fixed-disk subsystem description

3.1 Control electronics

The control electronics works with the following functions:

- SATA Interface Protocol
- Embedded Sector Servo
- No-ID (TM) formatting
- Multizone recording
- Code: 100/106
- System ECC
- Enhanced Adaptive Battery Life Extender

3.2 Head disk assembly

The following technologies are used in the drive.

- Femto Slider
- Textured Laminated AFC disk
- GMR head
- Integrated lead suspension (ILS)
- Load/unload mechanism
- Mechanical latch

4.0 Drive characteristics

4.1 Formatted capacity

Table 1: Formatted capacities

	HTS721010G9SA00	HTS721080G9SA00	HTS721060G9SA00
Physical Layout			
Label capacity (GB)	100	80	60
Bytes per sector	512	512	512
Sectors per track	459-900	414-792	414-792
Number of heads	4	4	3
Number of disks	2	2	2
Logical layout¹			
Number of heads	16	16	16
Number of Sectors per track	63	63	63
Number of Cylinders ²	16,383	16,383	16,383
Number of sectors	195,371,568	156,301,488	117,210,240
Total logical data bytes	100,030,242,816	80,026,361,856	60,011,642,880

Notes:

¹ Number of cylinders: For drives with capacities greater than 8.45 GB the Identify Device information word 01 limits the number of cylinders to 16, 383 per the ATA specification.

² Logical layout: Logical layout is an imaginary drive parameter (that is, the number of heads) which is used to access the drive from the system interface. The logical layout to Physical layout (that is, the actual Head and Sectors) translation is done automatically in the drive. The default setting can be obtained by issuing an IDENTIFY DEVICE command.

4.2 Data sheet

Table 2: Mechanical positioning performance

Rotational Speed [RPM]	7200
Data transfer rates (buffer to/from media) (Mbps)	267-629
Data transfer rates ULTRA DMA 100 (Mbyte/sec)	100
Recording density (Kbit/mm) (Max)	30
(KBPI) (Max)	768
Track density (Ktrack/mm)	5.00
(KTPI)	127
Areal density (Gbit/sq-mm - Max)	126
(Gbit/sq-inch - Max)	81
Number of zones	24

4.3 Drive organization

4.3.1 Drive format

Upon shipment from manufacturing the drive satisfies the sector continuity in the physical format by means of the defect flagging strategy described in Section 5.0, “Defect flagging strategy” on page 21 in order to provide the maximum performance to users.

4.3.2 Cylinder allocation

Table 3: Cyliner allocationCyliner allocation

50 GB/p Mid BIP-TPI format		
Zone	Physical cylinders	Sectors/Track
Data Zone 0	0 - 1923	900
Data Zone 1	1924 - 4957	882
Data Zone 2	4958 - 7251	882
Data Zone 3	7,252 - 10,285	864
Data Zone 4	10,286 - 13,319	846
Data Zone 5	13,320 - 17,093	828
Data Zone 6	17,094 - 20,127	810
Data Zone 7	20,128 - 23,161	792
Data Zone 8	23,162 - 26121	774
Data Zone 9	26,122 - 29,451	756
Data Zone 10	29,452 - 32,411	738
Data Zone 11	32,412 - 36,111	720
Data Zone 12	36,112 - 38,553	702
Data Zone 13	38,554 - 41,513	684
Data Zone 14	41,514 - 43,733	666
Data Zone 15	43,734 - 47,433	648
Data Zone 16	47,434 - 50,8037	612
Data Zone 17	50,0838 - 53,871	594
Data Zone 18	53,872 - 56,609	576
Data Zone 19	56,610 - 59,125	558

Data Zone 20	59,126 - 62,603	540
Data Zone 21	62,604 - 65,859	504
Data Zone 22	65,860 - 68,375	486
Data Zone 23	68,376 - 71,039	459

4.4 Performance characteristics

Drive performance is characterized by the following parameters:

- Command overhead
- Mechanical head positioning
 - Seek time
 - Latency
- Data transfer speed
- Buffering operation (Look ahead/Write cache)

All the above parameters contribute to drive performance. There are other parameters that contribute to the performance of the actual system. This specification tries to define the bare drive characteristics, not system throughput, which depends on the system and the application.

Table 4: Performance characteristics

Function	
Average Random Seek Time - Read (ms)	10
Average Random Seek Time - Write (ms)	11
Rotational Speed (RPM)	7200
Power-on-to-ready (sec)	4.0 sec
Command overhead (ms)	1.0
Disk-buffer data transfer (Mb/s)	267-629 max
Buffer-host data transfer (Gbps)	1.5

4.4.1 Command overhead

Command overhead is defined as the interval from the time that a drive receives a command to the time that the actuator starts its motion.

4.4.2 Mechanical positioning

4.4.2.1 Average seek time (including settling)

Table 5: Mechanical positioning performance

Command type	Typical (ms)	Max (ms)
Random track @ read	10	16
Random track @ write	11	17

The terms “Typical” and “Max” are used throughout this document and are defined as follows:

- Typical** The average of the drive population tested at nominal environmental and voltage conditions.
- Max** Maximum value measured on any one drive over the full range of the environmental and voltage conditions. (See Section 6.2, “Environment” on page 27 and Section 6.3, “DC power requirements” on page 29 for ranges.)

The seek time is measured from the start of the actuator’s motion to the start of a reliable read or write operation. A reliable read or write implies that error correction or recovery is not used to correct arrival problems. The average seek time is measured as the weighted average of all possible seek combinations.

$$\text{Weighted Average} = \frac{\sum_{n=1}^{\text{max}} (\text{Max} + 1 - n)(\text{T}_{\text{nin}} + \text{T}_{\text{nout}})}{(\text{max} + 1)(\text{max})}$$

where

- max** = Maximum seek length
- n** = Seek length (1 to max)
- T_{nin}** = Inward measured seek time for an n track seek
- T_{nout}** = Outward measured seek time for an n track seek

4.4.2.2 Full stroke seek time (without command overhead, including settling)

Table 6: Full stroke seek time

Function	Typical (ms)	Max (ms)
Read	18.0	30.0
Write	19.0	31.0

Full stroke seek is measured as the average of 1,000 full stroke seeks with a random head switch from both directions (inward and outward).

4.4.2.3 Single track seek time (without command overhead, including settling)

Table 7: Single track seek time

Function	Typical (ms)	Max (ms)
Read	1.0	4.0
Write	1.2	4.5

Single track seek is measured as the average of one (1) single track seek from every track in both directions (inward and outward).

4.4.2.4 Average latency

Table 8: Latency Time

Rotational speed (RPM)	Time for one revolution (ms)	Average latency (ms)
7200	8.3	4.2

4.4.3 Drive ready time

Table 9: Drive ready time

Condition	Typical (sec)	Maximum (sec)
Power on to ready	4.0	9.5

Ready The condition in which the drive is able to perform a media access command (for example- read, write) immediately.

Power on This includes the time required for the internal self diagnostics.

Note: Max Power On to ready time is the maximum time period that Device 0 waits for Device 1 to assert PDIAG

4.4.4 Operating modes

Table 10: Description of operating modes

Operating mode	Description
Spin-up	Start up time period from spindle stop or power down.
Seek	Seek operation mode
Write	Write operation mode
Read	Read operation mode
Performance Idle	The device is capable of responding immediately to media access requests. All electronic components remain powered and the servo remains operational.
Active Idle	The device is capable of responding immediately to the media access requests. Some circuitry - including servo system and Read/Write electronics - is in power saving mode. The head is parked near the mid-diameter the disk without servo control. A device in Active idle mode may take longer to complete the execution of a command because it must activate the circuitry.
Low Power Idle	The head is unloaded onto the ramp position. The spindle motor is rotating at full speed.
Standby	Actuator is unloaded and spindle motor is stopped. Command can be received immediately.
Sleep	Actuator is unloaded and spindle motor is stopped. Only soft reset or hard reset can change the mode to standby.

Note: Upon power down or spindle stop a head locking mechanism will secure the heads in the OD parking position.

4.4.4.1 Mode transition time

Table 11: Mode transition time

From	To	Transition time (sec)	
		Typical	Maximum
Standby	Idle	3.0	9.5

"Immediately" means within 1ms.

Note: The command is processed immediately but there will be an actual spin down time reflecting the seconds passed until the spindle motor stops.

4.4.4.2 Operating mode at power on

The device goes into Idle mode after power on or hard reset as an initial state. Initial state may be changed to Standby mode using pin C on the interface connector.

4.4.4.3 Adaptive power save control

The transient timing from Performance Idle mode to Active Idle mode and Active Idle mode to Low Power Idle mode is controlled adaptively according to the access pattern of the host system. The transient timing from Low Power Idle mode to Standby mode is also controlled adaptively, if it is allowed by Set Features Enable Advanced Power Management subcommand.

5.0 Data integrity

5.1 Data loss at power off

- Data loss will not be caused by a power off during any operation except the write operation.
- A power off during a write operation causes the loss of any received or resident data that has not been written onto the disk media.
- A power off during a write operation might make a maximum of one sector of data unreadable. This state can be recovered by a rewrite operation.

5.2 Write Cache

When the write cache is enabled, the write command may complete before the actual disk write operation finishes. This means that a power off, even after the write command completion, could cause the loss of data that the drive has received but not yet written onto the disk.

In order to prevent this data loss, confirm the completion of the actual write operation prior to the power off by issuing a

- Soft reset
- Hard reset
- Flush Cache command
- Standby command
- Standby Immediate command
- Sleep command

Confirm the command's completion.

5.3 Equipment status

The equipment status is available to the host system whenever the drive is not ready to read, write, or seek. This status normally exists at power-on time and will be maintained until the following conditions are satisfied:

- the access recalibration/tuning is complete
- the spindle speed meets requirements for reliable operations
- the self-check of drive is complete

The appropriate error status is made available to the host system if any of the following conditions occur after the drive has become ready:

- The spindle speed lies outside the requirements for reliable operation
- The occurrence of a Write Fault condition

5.4 WRITE safety

The drive ensures that the data is written into the disk media properly. The conditions listed below are monitored during a write operation. When one of these conditions exceeds the criteria, the write operation is terminated and the automatic retry sequence is invoked.

- Head off track
- External shock
- Low supply voltage
- Spindle speed out of tolerance
- Head open/short

5.5 Data buffer test

The data buffer is tested at power on reset and when a drive self-test is requested by the host. The test consists of a write/read '00'x and 'ff'x pattern on all buffers.

5.6 Error recovery

Errors occurring on the drive are handled by the error recovery procedure.

Errors that are uncorrectable after application of the error recovery procedures are reported to the host system as non-recoverable errors.

5.7 Automatic reallocation

The sectors that show some errors may be reallocated automatically when specific conditions are met. The drive does not report any auto reallocation to the host system. The conditions for auto reallocation are described below.

5.7.1 Nonrecovered write errors

When a write operation cannot be completed after the Error Recovery Procedure (ERP) is fully carried out, the sectors are reallocated to the spare location. An error is reported to the host system only when the write cache is disabled and the auto reallocation has failed.

5.7.2 Nonrecoverable read error

When a read operation fails after ERP is fully carried out, a hard error is reported to the host system. This location is registered internally as a candidate for the reallocation. When a registered location is specified as a target of a write operation, a sequence of media verification is performed automatically. When the result of this verification meets the required criteria, this sector is reallocated.

5.7.3 Recovered read errors

When a read operation for a sector fails and is recovered at the specific ERP step, the sector is reallocated automatically. A media verification sequence may be run prior to the reallocation according to the pre-defined conditions.

5.8 ECC

The 10 bit 40 symbol non interleaved ECC processor provides user data verification and correction capability. The first 6 symbol of ECC are 4 check symbols for user data and the 2 symbol system ECC. The other 34 symbols are Read Solomon ECC. Hardware logic corrects up to 16 symbols (20 bytes) errors on-the-fly.

2 symbol System ECC is generated when HDC receives user data from HOST, and can correct up to 1 symbol (10 bit) error on-the-fly when one transfers to HOST.

6.0 Specification

6.1 Environment

6.1.1 Temperature and humidity

Table 12: Temperature and humidity


Operating conditions	
Temperature	5C to 55°C (See note below)
Relative humidity	8 to 90%, non-condensing
Maximum wet bulb temperature	29.4°C, non-condensing
Maximum temperature gradient	20°C/hour
Altitude	–300 to 3,048 m (10,000ft)
Non-operating conditions	
Temperature	–40C to 65°C
Relative humidity	5 to 95%, non-condensing
Maximum wet bulb temperature	40°C, non-condensing
Maximum temperature gradient	20°C/hour
Altitude	–300 to 12,000 m

Notes:

- The system is responsible for providing sufficient ventilation to maintain a surface temperature below 60°C at the center of the top cover of the drive.
- Noncondensing conditions should be maintained at any time.
- The maximum storage period in the shipping package is one year.

- Maximum storage period within shipping package is one year.

Table 13: Limits of temperature and humidity



6.1.2 Corrosion test

The hard disk drive must be functional and show no signs of corrosion after being exposed to a temperature humidity stress of 50°C/90%RH (relative humidity) for one week followed by a temperature and humidity drop to 25°C/40%RH in 2 hours.

6.2 Radiation noise

The disk will work without degradation of the soft error rate under the following magnetic flux density limits at the enclosure surface.

Table 14: Magnetic flux density limits

Frequency (KHz)	Limits (uT RMS)
0-60	500
61-100	250
101-200	100
201-400	50

6.3 Conductive noise

The disk drive will work without soft error degradation in the frequency range from DC to 20 Mhz injected through any two of the mounting screw holes of the drive when an AC current of up to 45 mA (p-p) is applied through a 50-ohm resistor connected to any two mounting screw holes.

6.4 Magnetic fields

The disk drive will withstand radiation and conductive noise within the limits shown below. The test method is defined in the Noise Susceptibility Test Method specification, P/N 95F3944.

6.5 DC power requirements

Connection to the product should be made in a safety extra low voltage (SELV) circuits. The voltage specifications are applied at the power connector of the drive.

Item	Requirements
Nominal supply	+5 Volt dc
Supply voltage	-0.3 Volt to 6.0 Volt
Power supply ripple (0-20 MHz) ¹	100 mV p-p max.
Tolerance ²	±5%
Supply rise time	1-100ms

Table 15: DC Power requirements

Watts (RMS Typical)	
Performance Idle average ³	2.0
Active Idle average	1.2
Low Power Idle average	0.9
Read average ⁴	2.3
Write average	2.3
Seek average ⁵	2.7
Standby	0.25
Sleep	0.2
Startup (maximum peak) ⁶	5.5
Average from power on to ready	3.8

Footnotes:

- ¹ The maximum fixed disk ripple is measured at the 5 volt input of the drive.
- ² The disk drive shall not incur damage for an over voltage condition of +25% (maximum duration of 20 ms) on the 5 volt nominal supply.
- ³ The idle current is specified at an inner track.
- ⁴ The read/write current is specified based on three operations of 63 sector read/write per 100 ms.
- ⁵ The seek average current is specified based on three operations per 100 ms.
- ⁶ The worst case operating current includes motor surge.

6.5.1 Power consumption efficiency

Table 16: Power consumption efficiency

Capacity	100 GB	80 GB	60 GB
Power Consumption Efficiency (Watts/GB)	0.009	0.0113	0.0150

6.6 Reliability

6.6.1 Data integrity

- Probability of not recovering data is 1 in 10^{13}
- ECC implementation

On-the-fly correction performed as a part of read channel function recovers up to 16 symbols of error in 1 sector (1 symbol is 10 bits).

6.6.2 Cable noise interference

To avoid any degradation of performance throughput or error rate when the interface cable is routed on top or comes in contact with the HDA assembly, the drive must be grounded electrically to the system frame by four screws. The common mode noise or voltage level difference between the system frame and power cable ground or AT interface cable ground should be in the allowable level specified in the power requirement section.

6.6.3 Service life and usage condition

The drive is designed to be used under the following conditions.

- The drive should be operated within specifications of shock, vibration, temperature, humidity, altitude and magnetic field.
- The drive should be protected from ESD.
- The breathing hold in the top cover of the drive should not be covered.
- Force should not be applied to the cover of the drive.
- The specified power requirements of the drive should be satisfied.
- The drive frame should be grounded electrically to the system through four screws.
- The drive should be mounted with the recommended screw depth and torque.
- The interface physical and electrical requirements of the drive should satisfy ATA-6.
- The power-off sequence of the drive should comply the required power-off sequence.

Service life of the drive is approximately 5 years or 20,000 power on hours, whichever comes first, under the following assumptions.

- Less than 333 power on hours per month
- Seeking/Writing/Reading operation is less than %20 of power on hours.

This does not represent any warranty or warranty period. Applicable warranty and warranty period are covered by the purchase agreement.

6.6.4 Preventive maintenance

None

6.6.5 Load/Unload

The product supports a minimum of 600,000 normal load/unloads.

Load/unload is a functional mechanism of the hard disk drive. It is controlled by the drive micro code. Specifically, unloading of the heads is invoked by the following commands:

- Hard reset

- Standby
- Standby immediate
- Sleep

Load/unload is also invoked as one of the idle modes of the drive.

The specified start/stop life of the product assumes that load/unload is operated normally, not in emergency mode.

6.7 Emergency unload

When hard disk drive power is interrupted while the heads are still loaded the micro code cannot operate and the normal 5-volt power is unavailable to unload the heads. In this case, normal unload is not possible. The heads are unloaded by routing the back EMF of the spinning motor to the voice coil. The actuator velocity is greater than the normal case and the unload process is inherently less controllable without a normal seek current profile.

Emergency unload is intended to be invoked in rare situations. Because this operation is inherently uncontrolled, it is more mechanically stressful than a normal unload.

The drive supports a minimum of 20,000 emergency unloads.

6.7.1 Required power-off sequence

The required BIOS sequence for removing power from the drive is as follows:

Step 1: Issue one of the following commands.

Standby
Standby immediate
Sleep

Note: Do not use the Flush Cache command for the power off sequence because this command does not invoke Unload

Step 2: Wait until the Command Complete status is returned. In a typical case 350 ms are required for the command to finish completion; however, the BIOS time out value needs to be 30 seconds considering error recovery time. Refer to section 13.0 "Timings" on page 187.

Step 3: Terminate power to HDD.

6.7.1.1 Power witch design considerations

In systems that use the Travelstar 7K100 consideration should be given to the design of the system power switch.

Hitachi recommends that the switch operate under control of the BIOS, as opposed to being hardwired. The same recommendation is made for cover-close switches. When a hardwired switch is turned off, emergency unload occurs, as well as the problems cited section "Data loss by power off."

6.7.1.2 Test Considerations

Start/stop testing is classically performed to verify head/disk durability. The heads do not land on the disk, so this type of test should be viewed as a test of the load/unload function.

Start/Stop testing should be done by commands through the interface, not by power cycling the drive. Simple power cycling of the drive invokes the emergency unload mechanism and subjects the HDD to nontypical mechanical stress.

Power cycling testing may be required to test the boot-up function of the system. In this case Hitachi recommends that the power-off portion of the cycle contain the sequence specified in section 6.4.6.2, "Required Power-Off Sequence" on page 29. If this is not done, the emergency unload function is invoked and nontypical stress results.

6.8 Mechanical specifications


6.8.1 Physical dimensions and weight

Table 17: Physical dimensions and weight

Model	Height (mm)	Width (mm)	Length (mm)	Weight (gram)
100 GB, 80 GB, 60 GB	9.5±0.2	69.85±0.25	100.2±0.25	115 max

6.8.2 Mounting hole locations

The mounting hole locations and size of the drive are shown below. All dimensions are in mm.



6.8.3 Connector and jumper description

A jumper is used to designate the drive address as either master or slave. The jumper setting method is described in section "Drive address setting."

Connector specifications are included in section "Interface connector."

6.8.4 Drive mounting

The drive will operate in all axes (six directions) and will stay within the specified error rates when tilted ± 5 degrees from these positions.

Performance and error rate will stay within specification limits if the drive is operated in the other permissible orientations from which it was formatted. Thus a drive formatted in a horizontal orientation will be able to run vertically and vice versa.

The recommended mounting screw torque is 0.3 ± 0.05 Nm.

The recommended mounting screw depth is 3.0 ± 0.3 mm for bottom and 3.5 ± 0.5 mm for horizontal mounting.

The user is responsible for using the appropriate screws or equivalent mounting hardware to mount the drive securely enough to prevent excessive motion or vibration of the drive at seek operation or spindle rotation.

6.8.5 Load/unload mechanism

The head load/unload mechanism is provided to protect the disk data during shipping, movement, or storage. Upon power down, the heads are automatically unload from the disk area and the locking mechanism of the head actuator will secure the heads in unload position.

6.9 Vibration and shock

All vibration and shock measurements recorded in this section are made with a drive that has no mounting attachments for the systems. The input power for the measurements is applied to the normal drive mounting points.

6.9.1 Operating vibration

The drive will operate without a hard error while being subjected to the following vibration levels.

6.9.1.1 Random vibration

The test is 30 minutes of random vibration using the power spectral density (PSD) levels shown below. .

The vibration test level is 6.57 m/sec^2 RMS (Root Mean Square) (0.67 G RMS).

Table 18: Random vibration PSD profile break points (operating)

Hz	m x 10n (m ² /sec ⁴)/Hz
5	1.9 x E-3
17	1.1 x E-1
45	1.1 x E-1
48	7.7 x E-1
62	7.7 x E-1
65	9.6 x E-1
150	9.6 x E-1

Table 18: Random vibration PSD profile break points (operating)

Hz	m x 10 ⁿ (m ² /sec ⁴)/Hz
200	4.8 x E-2
500	4.8 x E-2

6.9.1.2 Swept sine vibration

Swept sine vibration (zero to peak 5 to 500 to 5 Hz sine wave)	Sweep rate (oct/min)
9.8 m/sec ² (1 G) (5-500 Hz)	1.0

6.9.2 Nonoperating vibration

The disk drive withstands the following vibration levels without any loss or permanent damage.

6.9.2.1 Random vibration

The test consists of a random vibration applied in each of three mutually perpendicular axes for a duration of 15 minutes per axis. The PSD levels for the test simulating the shipping and relocation environment is shown below.

Table 19: Random Vibration PSD Profile Breaking points (nonoperating)

Hz	(m ² /sec ⁴)/Hz
2.5	0.096
5	2.88
40	1.73
500	1.73

Note: Overall RMS (root mean square) level of vibration is 29.50 m/sec² (3.01G)

6.9.2.2 Swept sine vibration

- 49 m/sec² (5 G) (zero-to-peak), 10 to 500 to 10 Hz sine wave
- 0.5 oct/min sweep rate
- 25.4 mm (peak-to-peak) displacement, 5 to 10 to 5 Hz

6.9.3 Operating shock

The drive meets the following criteria while operating in the conditions described below. The shock test consists of 10 shock inputs in each axis and direction for total of 60. There must be a delay between shock pulses long enough to allow the drive to complete all necessary error recovery procedures.

Table 20: Operating shock

Duration of 1 ms	Duration of 2 ms	Duration of 11 ms
1568 m/sec ² (160 G)	2940 m/sec ² (300 G)	147 m/sec ² (15 G)

6.9.4 Nonoperating shock

The drive withstands the following half-sine shock pulse without any data loss or permanent damage.

Table 21: Non operating shock

Duration of 1 ms	Duration of 11ms
9800 m/sec ² (1000 G)	1470 m/sec ² (150 G)

The shocks are applied for each direction of the drive for three mutually perpendicular axes, one axis at a time. Input levels are measured on a base plate where the drive is attached with four screws.

6.10 Acoustics

The criteria of A-weighted sound power level are described below.

Measurements are to be taken in accordance with ISO 7779. The mean of the sample of 40 drives is to be less than the typical value. Each drive is to be less than the maximum value. The drives are to meet this requirement in both board down orientations.

Table 22: Sound power levels

A-weighted Sound Power	Typical (Bels)	Maximum (Bels)
100GB, 80GB, 60GB models		
Idle	2.6	2.9
Operating	3.0	3.5

The background power levels of the acoustic test chamber for each octave band are to be recorded.

Sound power tests are to be conducted with the drive supported by spacers so that the lower surface of the drive be located 25±3 mm above from the chamber floor. No sound absorbing material shall be used.

The acoustical characteristics of the disk drive are measured under the following conditions:

Mode definitions

- **Idle mode:** The drive is powered on, disks spinning, track following, unit is ready to receive and respond to control line commands.
- **Operating mode:** Continuous random cylinder selection and seek operation of the actuator with a dwell time at each cylinder. The seek rate for the drive is calculated with the following formula:
 - $N_s = 0.4 / (T_t + T_1)$
 - N_s = average seek rate in seeks/s
 - T_t = published seek time from one random track to another without including rotational latency
 - T_1 = equivalent time in seconds for the drive to rotate by half a revolution

6.10.1 Discrete tone penalty

Discrete tone penalties are added to the A-weighted sound power (L_w) with the following formula only when determining compliance.

$$L_{wt}(\text{spec}) = L_w = 0.1P_t + 0.3 < 4.0 \text{ (Bels)}$$

where

L_w = A-weighted sound power level

P_t = Value of desecrate tone penalty = $dL_t - 6.0(\text{dBA})$

dL_t = Tone-to-noise ratio taken in accordance with ISO 7779 at each octave band.

6.11 Identification labels

The following labels are affixed to every drive:

- A label containing the Hitachi logo, the Hitachi Global Storage Technologies part number and the statement " Made by Hitachi Global Storage Technologies Inc." or Hitachi Global Storage Technologies approved equivalent.
- A label containing the drive model number, the manufacturing date code, the formatted capacity, the place of manufacture, UL/CSA/TUV/CE/C-Tick mark logos
- A bar code label containing the drive serial number
- A label containing jumper pin description
- A user designed label per agreement

The above labels may be integrated with other labels

6.12 Safety

6.12.1 UL and CSA approval

The product is qualified per UL (Underwriters Laboratory) 1950 Third Edition and CAN/CSA C22.2 No.950-M95 Third Edition, for use in Information Technology Equipment, including Electric Business Equipment. The UL Recognition or the CSA certification is maintained for the product life. The UL and C-UL recognition mark or the CSA monogram for CSA certification appears on the drive.

6.12.2 German safety mark

All models are approved by TUV on Test Requirement: EN60950:2000, but the GS mark is not applicable to internal devices such as this product.

6.12.3 Flammability

The printed circuit boards used in this drive are made of material with a UL recognized flammability rating of V-1 or better. The flammability rating is marked or etched on the board. All other parts not considered electrical components are made of material with a UL recognized flammability rating of V-1 or better. However, small mechanical parts such as cable ties, washers, screws, and PC board mounts may be made of material with a UL recognized flammability rating of V-2.

6.12.4 Safe handling

The product is conditioned for safe handling in regards to sharp edges and corners.

6.12.5 Environment

The product does not contain any known or suspected carcinogens.

Environmental controls meet or exceed all applicable government regulations in the country of origin. Safe chemical usage and manufacturing control are used to protect the environment. An environmental impact assessment has been done on the manufacturing process used to build the drive, the drive itself and the disposal of the drive at the end of its life.

Production also meets the requirements of the international treaty on chlorofluorocarbon (CFC) control known as the United Nations Environment Program Montreal Protocol, and as ratified by the member nations. Material to be controlled include CFC-11, CFC-12, CFC-113, CFC-114, CFC-115, Halon 1211, Halon 1301 and Halon 2402. Although not specified by the Protocol, CFC-112 is also controlled. In addition to the Protocol Hitachi Global Storage Technologies requires the following:

- that no packaging used for the shipment of the product use controlled CFCs in the manufacturing process.
- that no manufacturing processes for parts or assemblies include printed circuit boards use controlled CFC materials.

6.12.6 Secondary circuit protection

Spindle/VCM driver module includes 12 V over current protection circuit

6.13 Electromagnetic compatibility

The drive, when installed in a suitable enclosure and exercised with a random accessing routine at maximum data rate meets the worldwide EMC requirements listed below:

- United States Federal Communications Commission (FCC) Rules and Regulations (Class B), Part 15. (A 6 dB buffer shall be maintained on the emission requirements).
- European Economic Community (EEC) directive number 76/889 related to the control of radio frequency interference and the Verband Deutscher Elektrotechniker (VDE) requirements of Germany (GOP). IBM National Bulletin NB 2-0001-400, NB 2-0001-401, and NB 2-0001-403.

6.13.1 CE mark

The product is declared to be in conformity with requirements of the following EC directives under the sole responsibility of Hitachi Global Storage Technologies Japan Ltd:

Council Directive 89/336/EEC on the approximation of laws of the Member States relating to electromagnetic compatibility.

6.13.2 C-TICK mark

The product complies with the following Australian EMC standard:

Limits and methods of measurement of radio disturbance characteristics of information technology, AS/NZS 3548 :1995 Class B.

6.13.3 BSMI mark

The product complies with the Taiwan EMC standard "Limits and methods of measurement of radio disturbance characteristics of information technology equipment, CNS 13438 Class B."

6.14 Packaging

Drives are packed in ESD protective bags and shipped in appropriate containers.


7.0 Electrical interface specification

7.1 Cabling

The maximum cable length from the host system to the hard disk drive plus circuit pattern length in the host system shall not exceed 1 meter.

7.2 Interface connector

The figure below shows the physical pin location.



- All pins are in a single row, with a 1.27 mm (.050") pitch.
- The comments on the mating sequence in Table in the section 7.3 apply to the case of backplane blind-mate connector only. In this case, the mating sequences are: (1) the ground pins P4 and P12; (2) the pre-charge power pins and the other ground pins; and (3) the signal pins and the rest of the power pins.
- There are three power pins for each voltage. One pin from each voltage is used for pre-charge in the backplane blind-mate situation.
- If a device uses 3.3 V, then all V33 pins must be terminated. Otherwise, it is optional to terminate any of the V33 pins.
- If a device uses 5.0 V, then all V5 pins must be terminated. Otherwise, it is optional to terminate any of the V5 pins.
- If a device uses 12.0 V, then all V12 pins must be terminated. Otherwise, it is optional to terminate any of the V12 pins.

7.3 Signal definitions

The pin assignments of interface signals are listed as follows:

	No.	Plug Connector pin definition		Signal	I/O
Signal	S1	GND	2nd mate	Gnd	
	S2	A+	Differential signal A from Phy	RX+	Input
	S3	A-		RX-	Input
	S4	Gnd	2nd mate	Gnd	
	S5	B-	Differential signal B from Phy	TX-	Output
	S6	B+		TX+	Output
	S7	Gnd	2nd mate	Gnd	
Key and spacing separate signal and power segments					
Power	P1	V33	3.3V power	3.3V	
	P2	V33	3.3V power	3.3V	
	P3	V33	3.3V power, pre-charge, 2nd Mate	3.3V	
	P4	Gnd	1st mate	Gnd	
	P5	Gnd	2nd mate	Gnd	
	P6	Gnd	2nd mate	Gnd	
	P7	V5	5V power,pre-charge,2nd Mate	5V	
	P8	V5	5V power	5V	
	P9	V5	5V power	5V	
	P10	Gnd	2nd mate	Gnd	
	P11	Reserved	1. This pin corresponding to P11 in the backplane receptacle connector is also reserved 2. The corresponding pin to be mated with P11 in the power cable receptacle connector shall always be grounded	Reserve	
	P12	Gnd	1st mate	Gnd	
	P13	V12	12V power,pre-chage,2nd mate	V12	
	P14	V12	12V power	V12	
	P15	V12	12V power	V12	

7.3.0.1 TX+ / TX

These signal are the outbound high-speed differential signals that are connected to the serial ATA cable.


7.3.0.2 RX+ / RX

These signals are the inbound high-speed differential signals that are connected to the serial ATA cable.

The following standard shall be referenced about signal specifications. Serial ATA: High Speed Serialized AT Attachment Revision 1.0a 7-January -2003

Out of band signaling

Table 23: Parameter descriptions



	PARAMETER DESCRIPTION	Nominal (ns)
T1	ALINE primitives	106.7
T2	Spacing	320
T3	ALIGN primitives	106.7
T4	Psacing	106.7

8.0 General

8.1 Introduction

This specification describes the host interface of the Travelstar 7K100 hard disk drive.

The interface conforms to the Working Document of Information technology with certain limitations described in 8.0, "Deviations From Standard."

- Serial ATA: High Speed Serialized AT Attachment Revision 1.0a dated on 7 January 2003
- Serial ATA II: Extensions to Serial ATA 1.0a Revision 1.2 dated on 27 August 2004
- AT Attachment with Packet Interface Extension (ATA/ATAPI-7) Revision 4b dated on 21 April 2004

HTS7210XXG9SA00 support the following functions as Vendor Specific Function:

- Format Unit Function
- Sense Condition Command

8.2 Terminology

Device	Device indicates HTS7210XXG9SA00
Host	Host indicates the system that the device is attached to.
INTRQ	Interrupt request (Device or Host)
•	

8.3 Deviations from standard

The device conforms to the referenced specifications with the following deviations described below.

The interface conforms to the Working Document of Information Technology, AT Attachment with Packet Interface Extension (ATA/ATAPI-7) Revision 4b dated 21 April 2004, with deviation as follows.

Write Verify WRITE VERIFY command does not include read verification after write operation. The function is exactly same as WRITE SECTORS command.

S.M.A.R.T. Return Status S.M.A.R.T. RETURN STATUS subcommand does not check advisory attributes. That is, the device will not report threshold exceeded condition unless prefailure attributes exceed their corresponding thresholds. For example, Power-On Hours Attribute never results in negative reliability status.

Check Power Mode Check Power Mode command returns FFh to Sector Count Register when the device is in Idle mode. This command does not support 80h as the return value.

9.0 Registers

In Serial ATA, the host adapter contains a set of registers that shadow the contents of the traditional device registers, referred to as the Shadow Register Block. Shadow Register Block registers are interface registers used for delivering commands to the device or posting status from the device. About details, please refer to the Serial ATA Spec.

In the following cases, the host adapter sets the BSY bit in its shadow Status Register and then transmits a FIS to the device containing the new register contents.

- Command register is written in the Shadow Register Block
- Device Control register is written in the Shadow Register Block with a change of state of the SRST bit
- COMRESET is requested

9.1 Register naming convention

This specification uses the same naming conventions for the Command Block Registers as the ATA/ATAPI-7 standard. However, the register naming convention is different from that used in the Serial ATA 1.0a specification. Figure 1 defines the corresponding of the register names used in this specification with those used in the Serial ATA 1.0a specification.

Serial ATA register name	Register name in this specification when writing registers	Register name in this specification when reading registers
Features	Feature current	
Features (exp)	Feature previous	
Sector count	Sector count current	Sector count HOB=0
Sector count (exp)	Sector count previous	Sector count HOB=1
Sector number	LBA low current	LBA low HOB=0
Sector number (exp)	LBA low previous	LBA low HOB=1
Cylinder low	LBA mid current	LBA mid HOB=0
Cylinder low (exp)	LBA mid previous	LBA mid HOB=1
Cylinder high	LBA high current	LBA mid HOB=0
Cylinder high (exp)	LBA high previous	LBA mid HOB=1
Device/head	Device	Device
Command	Command	N/A
Control	Device Control	N/A
Status	N/A	Status
Error	N/A	Error

9.2 Command Register

This register contains the command code being sent to the device. Command execution begins immediately after this register is written.

All other registers required for the command must be set up before writing the Command Register.

9.3 Device Control Register

Table 24: Device Control Register

Device Control Register							
7	6	5	4	3	2	1	0
-	-	-	-	1	SRST	-IEN	0

Bit Definitions	
SRST (RST)	Software Reset. The device is held reset when RST=1. Setting RST=0 re-enables the device. The host must set RST=1 and wait for at least 5 microseconds before setting RST=0, to ensure that the device recognizes the reset.
-IEN	Interrupt Enable. When IEN=0, and the device is selected, device interrupts to the host will be enabled. When IEN=1, or the device is not selected, device interrupts to the host will be disabled.

9.4 Device Register

Table 25: Device Register

Device Control Register							
7	6	5	4	3	2	1	0
-	L	-	0	HS3	HS2	HS1	HS0

This register contains the device and head numbers.

Bit Definitions	
L	Binary encoded address mode select. When L=0, addressing is by CHS mode. When L=1, addressing is by LBA mode.
HS3, HS2, HS1, HS0	The HS3 through HS0 contain bits 24-27 of the LBA. At command completion, these bits are updated to reflect the current LBA bits 24-27.

9.5 Error Register

Table 26: Error Register

Error Register							
7	6	5	4	3	2	1	0
CRC	UNC	0	IDNF	0	ABRT	TKONF	AMNF

This register contains status from the last command executed by the device, or a diagnostic code.

At the completion of any command except Execute Device Diagnostic, the contents of this register are valid always even if ERR=0 in the Status Register.

Following a power on, a reset, or completion of an Execute Device Diagnostic command, this register contains a diagnostic code.

At the completion of any command except Execute Device Diagnostic, the contents of this register are valid always even if ERR=0 in the Status Register.

Following a power on, a reset, or completion of an Execute Device Diagnostic command, this register contains a diagnostic code. See "Diagnostic Codes" on page 20 for the definition.

Bit Definitions	
ICRCE (CRC)	Interface CRC Error. CRC=1 indicates a CRC error has occurred on the data bus during a Ultra-DMA transfer.
UNC	Uncorrectable Data Error. UNC=1 indicates an uncorrectable data error has been encountered.
IDNF (IDN)	ID Not Found. IDN=1 indicates the requested sector's ID field could not be found .
ABRT (ABT)	Aborted Command. ABT=1 indicates the requested command has been aborted due to a device status error or an invalid parameter in an output register.
TKONF (TON)	Track 0 Not Found. T0N=1 indicates track 0 was not found during a Recalibrate command.
AMNF (AMN)	Address Mark Not Found. When AMN=1, it indicates that the data address mark has not been found after finding the correct ID field for the requested sector.

9.6 Features Register

This register is command specific. This is used with the Set Features command, S.M.A.R.T. Function Set command and Format Unit command.

9.7 LBA High Register

This register contains Bits 16-23. At the end of the command, this register is updated to reflect the current LBA Bits 16-23.

When 48-bit addressing commands are used, the "most recently written" content contains LBA Bits 16-23, and the "previous content" contains Bits 40-47. The 48-bit Address feature set is described in 5.16.

9.8 LBA Low Register

This register contains Bits 0-7. At the end of the command, this register is updated to reflect the current LBA Bits 0-7.

When 48-bit commands are used, the "most recently written" content contains LBA Bits 0-7, and the "previous content" contains Bits 24-31.

9.9 LBA Mid Register

This register contains Bits 8-15. At the end of the command, this register is updated to reflect the current LBA Bits 8-15.

When 48-bit addressing commands are used, the "most recently written" content contains LBA Bits 8-15, and the "previous content" contains Bits 32-39

9.10 Sector Count Register

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the device. If the value in the register is set to 0, a count of 256 sectors (in 28-bit addressing) or 65,536 sectors (in 48-bit addressing) is specified.

If the register is zero at command completion, the command was successful. If not successfully completed, the register contains the number of sectors which need to be transferred in order to complete the request.

The contents of the register are defined otherwise on some commands. These definitions are given in the command descriptions.

9.11 Status Register

Table 27: Status Register

Error Register							
7	6	5	4	3	2	1	0
BSY	DRDY	DF	DSC	DRQ	CORR	IDX	ERR

This register contains the device status. The contents of this register are updated whenever an error occurs and at the completion of each command.

If the host reads this register when an interrupt is pending, it is considered to be the interrupt acknowledge. Any pending interrupt is cleared whenever this register is read.

If BSY=1, no other bits in the register are valid.

Bit Definitions	
BSY	Busy. BSY=1 whenever the device is accessing the registers. The host should not read or write any registers when BSY=1. If the host reads any register when BSY=1, the contents of the Status Register will be returned.
DRDY	Device Ready. RDY=1 indicates that the device is capable of responding to a command. RDY will be set to 0 during power on until the device is ready to accept a command.
DF	Device Fault. DF=1 indicates that the device has detected a write fault condition. DF is set to 0 after the Status Register is read by the host.
DSC	<p>Device Seek Complete. DSC=1 indicates that a seek has completed and the device head is settled over a track. DSC is set to 0 by the device just before a seek begins. When an error occurs, this bit is not changed until the Status Register is read by the host, at which time the bit again indicates the current seek complete status.</p> <p>When the device enters into or is in Standby mode or Sleep mode, this bit is set by device in spite of not spinning up.</p>
DRQ	Data Request. DRQ=1 indicates that the device is ready to transfer a word or byte of data between the host and the device. The host should not write the Command register when DRQ=1.
CORR (COR)	Corrected Data. Always 0.
IDX	Index. IDX=1 once per revolution. Since IDX=1 only for a very short time during each revolution, the host may not see it set to 1 even if the host is reading the Status Register continuously. Therefore the host should not attempt to use IDX for timing purposes.
ERR	ERR=1 indicates that an error occurred during execution of the previous command. The Error Register should be read to determine the error type. The device sets ERR=0 when the next command is received from the host.

10.0 General operation descriptions

10.1 Reset response

ATA has the following three types of resets:

- Power On Reset (POR)** The device executes a series of electrical circuitry diagnostics, spins up the head disk assembly, tests speed and other mechanical parametric, and sets default values.
- COMRESET** COMRESET- is issued through Out of Band (OOB) signal in Serial ATA bus.
- Soft Reset (Software Reset)** The SRST bit in the Device Control Register is set and then is reset. The device resets the interface circuitry according to the Set Features requirement.

The actions of each reset are shown in the table below.

Table 28: Reset response table

	POR	Comreset	soft reset
Aborting Host interface	-	0	0
Aborting Device operation	-	(*1)	(*1)
Initialization of hardware	0	X	X
Internal diagnostic	0	X	X
Spinning spindle	(*5)	X	X
Initialization of registers (*2)	0	0	0
Reverting programmed parameters to default Number of CHS (set by Initialize Device Parameters) Multiple mode Write Cache Read look-ahead ECC bytes	0	(*6)	(*3)
Disable Standby timer	0	(*6)	x
Power mode	(*5)	(*4)	(*4)

O – execute X – does not execute

Notes:

- (*1) Execute after the data in write cache has been written.
- (*2) The default value on POR is shown in Table 29: “Default Register Values” on page 48.
- (*3) The Set Features command with Feature register = CCh enables the device to revert these parameters to the power on defaults.
- (*4) In the case of Sleep mode, the device goes to Standby mode. In other cases, the device does not change current mode.
- (*5) Idle when Power-Up in Standby feature set is disabled. Standby when Power-Up in Standby feature set is enabled.
- (*6) See section Software Setting Preservation feature.

10.2 Register initialization

After a power on, COMRESET, or a software reset, the register values are initialized as shown in the table below.

Table 29: Default Register Values

Register	Default Value
Error	Diagnostic Code
Sector Count	01h
Sector Number	01h
Cylinder Low	00h
Cylinder High	00h
Device/Head	A0h
Status	50h
Alternate Status	50h

The meaning of the Error Register diagnostic codes resulting from power on, COMRESET or the Execute Device Diagnostic command are shown in the following table.

Table 30: Diagnostic codes

Code	Description
01h	No error detected
02h	Formatter device error
03h	Sector buffer error
04h	ECC circuitry error
05h	Controller microprocessor error

10.3 Diagnostic and Reset considerations

The Set Max, the Set Max security mode and the Set Max unlock counter don't retain over a Power On Reset but persist over a COMRESET or Soft Reset.

For each Reset and Execute Device Diagnostic, the Diagnostic is done as follows:

Execute Device Diagnostic

In all the above cases: Power on, COMRESET, Soft reset, and the EXECUTE DEVICE DIAGNOSTIC command the Error register is shown in the following table.

Device 0 Passed	Error Register
Yes	01h
No	0xh

Where X indicates the appropriate Diagnostic Code for the Power on, COMRESET, Soft reset, or Device Diagnostic error.

10.4 Power-off considerations

10.4.1 Load/Unload

Load/Unload is a functional mechanism of the HDD. It is controlled by the drive microcode. Specifically, unload-

ing of the heads is invoked by the commands:

Command	Response
Standby	UL -> Comp.
Standby immediate	UL -> Comp.
Sleep	UL -> Comp.

UL = unload

Comp. = complete

Load/unload is also invoked as one of the idle modes of the drive.

The specified start/stop life of the product assumes that load/unload is operated normally, NOT in emergency mode.

10.4.2 Emergency unload

When HDD power is interrupted while the heads are still loaded, the microcode cannot operate and the normal 5V power is unavailable to unload the heads. In this case, normal unload is not possible, so the heads are unloaded by routing the back-EMF of the spinning motor to the voice coil. The actuator velocity is greater than the normal case, and the unload process is inherently less controllable without a normal seek current profile.

Emergency unload is intended to be invoked in rare situations. Because this operation is inherently uncontrolled, it is more mechanically stressful than a normal unload.

A single emergency unload operation is more stressful than 100 normal unloads. Use of emergency unload reduces the start/stop life of the HDD at a rate at least 100X faster than that of normal unload, and may damage the HDD.

10.4.3 Required power-off sequence

Problems can occur on most HDDs when power is removed at an arbitrary time. For example:

- Data loss from the write buffer
- If the drive is writing a sector, a partially written sector with an incorrect ECC block results. The sector contents are destroyed and reading that sector results in a hard error.
- Heads possibly land in the data zone instead of the landing zone, depending on the design of the HDD.

You may then turn off the HDD in the following order:

- Issue Standby Immediate or sleep command.
- Wait until COMMAND COMPLETE STATUS is returned. (It may take up to 350ms in typical case).
- Terminate power to HDD.

This power-down sequence should be followed for entry into any system power-down state, or system suspend state, or system hibernation state. In a robustly designed system, emergency unload is limited to rare scenarios such as battery removal during operation.

10.5 Sector Addressing Mode

All addressing of data sectors recorded on the device's media is by a logical sector address. The logical CHS address for HTS7210XXG9SA00 is different from the actual physical CHS location of the data sector on the disk media.

HTS7210XXG9SA00 support both Logical CHS Addressing Mode and LBA Addressing Mode as the sector addressing mode.

The host system may select either the currently selected CHS translation addressing or LBA addressing on a command-by-command basis by using the L bit in the DEVICE register. So a host system must set the L bit to 1 if the host uses LBA Addressing mode.

10.5.1 Logical CHS Addressing Mode

The logical CHS addressing is made up of three fields: the cylinder number, the head number and the sector number. Sectors are numbered from 1 to the maximum value allowed by the current CHS translation mode but can not exceed 255(0FFh). Heads are numbered from 0 to the maximum value allowed by the current CHS translation mode but can not exceed 15(0Fh). Cylinders are numbered from 0 to the maximum value allowed by the current CHS translation mode but cannot exceed 65535(0FFFFh).

When the host selects a CHS translation mode using the INITIALIZE DEVICE PARAMETERS command, the host requests the number of sectors per logical track and the number of heads per logical cylinder. The device then computes the number of logical cylinders available in requested mode.

The default CHS translation mode is described in the Identify Device Information. The current CHS translation mode also is described in the Identify Device Information.

10.5.2 LBA Addressing Mode

Logical sectors on the device shall be linearly mapped with the first LBA addressed sector (sector 0) being the same sector as the first logical CHS addressed sector (cylinder 0, head 0, sector 1). Irrespective of the logical CHS translation mode currently in effect, the LBA address of a given logical sector does not change. The following is always true:

$$\text{LBA} = ((\text{cylinder} * \text{heads_per_cylinder} + \text{heads} * \text{sectors_per_track}) + \text{sector} - 1$$

where heads_per_cylinder and sectors_per_track are the current translation mode values.

On LBA addressing mode, the LBA value is set to the following register.

Device <--- LBA bits 27-24
LBA High <--- LBA bits 23-16
LBA Mid <--- LBA bits 15- 8
LBA Low <--- LBA bits 7- 0

10.6 Power management features

The power management feature set permits a host to modify the behavior in a manner which reduces the power required to operate. The power management feature set provides a set of commands and a timer that enables a device to implement low power consumption modes.

The drive implements the following set of functions:

- A Standby timer
- Idle command
- Idle Immediate command
- Sleep command
- Standby command
- Standby Immediate command

10.6.1 Power mode

Sleep Mode	The lowest power consumption when the device is powered on occurs in Sleep Mode. When in Sleep Mode, the device requires a reset to be activated.
Standby Mode	The device interface is capable of accepting commands, but since the media may not be immediately accessible, there is a delay while waiting for the spindle to reach operating speed.
Idle Mode	Refer to Section 10.7 “Advanced Power Management (ABLE-3) feature” on page 52.
Active Mode	The device is in execution of a command or accessing the disk media with the read look-ahead function or the write cache function.

10.6.2 Power management commands

The Check Power Mode command allows a host to determine if a device is currently in, going to, or leaving standby mode.

The Idle and Idle Immediate commands move a device to idle mode immediately from the active or standby modes. The idle command also sets the standby timer count and starts the standby timer.

The sleep command moves a device to sleep mode. The device's interface becomes inactive at the completion of the sleep command. A reset is required to move a device out of sleep mode. When a device exits sleep mode it will enter standby mode.

The Standby and Standby Immediate commands move a device to standby mode immediately from the active or idle modes. The standby command also sets the standby timer count.

10.6.3 Standby/Sleep command completion time

1. Confirm the completion of writing cached data in the buffer to media.
2. Unload the heads on the ramp.
3. Set the DRDY bit and the DSC bit in Status Register.
4. Set the INTRQ (completion of the command).
5. Activate the spindle break to stop the spindle motor.
6. Wait until the spindle motor is stopped.
7. Perform the post process.

10.6.4 Standby timer

The standby timer provides a method for the device to automatically enter standby mode from either active or idle mode following a host programmed period of inactivity. If the device is in the active or idle mode, the device waits for the specified time period and if no command is received, the device automatically enters the standby mode.

10.6.5 Status

In the active, idle, and standby modes, the device shall have the RDY bit of the status register set. If the BSY bit is not set, the device shall be ready to accept any command.

In sleep mode, the device's interface is not active. A host shall not attempt to read the status of the device or issue commands to the device.

10.6.6 Interface capability for power modes

Each power mode affects the physical interface as defined in the following table:

Table 31: Power conditions

Mode	BSY	RDY	Interface active	Media
Active	x	x	Yes	Active
Idle	o	1	Yes	Active
Standby	o	1	Yes	Inactive
Sleep	x	x	No	Inactive

Ready (RDY) is not a power condition. A device may post ready at the interface even though the media may not be accessible.

10.6.7 Initial Power Mode at Power On

After power on or hard reset the device goes to IDLE mode or STANDBY mode depending on the option. Refer to section 4.4.3 “Operating modes” on page 16 for the initial power mode selection.

10.7 Advanced Power Management (ABLE-3) feature

This feature provides power saving without performance degradation. The Adaptive Battery Life Extender 3 (ABLE-3) technology intelligently manages transition among power modes within the device by monitoring access patterns of the host.

This technology has three idle modes: Performance Idle mode, Active Idle mode, and Low Power Idle mode.

This feature allows the host to select an advanced power management level. The advanced power management level is a scale from the lowest power consumption setting of 01h to the maximum performance level of FEh. Device performance may increase with increasing advanced power management levels. Device power consumption may increase with increasing advanced power management levels. The advanced power management levels contain discrete bands, described in the section of Set Feature command in detail.

This feature set uses the following functions:

- A SET FEATURES subcommand to enable Advanced Power Management
- A SET FEATURES subcommand to disable Advanced Power Management

The Advanced Power Management feature is independent of the Standby timer setting. If both Advanced Power Management level and the Standby timer are set, the device will go to the Standby state when the timer times out or the device's Advanced Power Management algorithm indicates that it is time to enter the Standby state.

The IDENTIFY DEVICE response word 83, bit 3 indicates that Advanced Power Management feature is supported if set. Word 86, bit 3 indicates that Advanced Power Management is enabled if set. Word 91, bits 7-0 contains the current Advanced Power Management level if Advanced Power Management is enabled.

10.7.1 Performance Idle Mode

This mode is usually entered immediately after Active mode command processing is complete, instead of conventional idle mode. In Performance Idle mode, all electronic components remain powered and full frequency servo remains operational. This provides instantaneous response to the next command. The duration of this mode is intelligently managed as described below.

10.7.2 Active Idle Mode

In this mode, power consumption is 45–55% less than that of Performance Idle mode. Additional electronics are powered off and the head is parked near the mid-diameter of the disk without servoing. Recovery time to Active mode is about 20 ms.

10.7.3 Low Power Idle Mode

Power consumption is 60–65% less than that of Performance Idle mode. The heads are unloaded on the ramp but the spindle is still rotated at the full speed. Recovery time to Active mode is about 300 ms.

10.7.4 Transition time

The transition time is dynamically managed by the user's recent access pattern, instead of fixed times. The ABLE-3 algorithm monitors the interval between commands instead of the command frequency of ABLE-2. The algorithm supposes that the next command will come with the same command interval distribution as the previous access pattern. The algorithm calculates the expected average saving energy and response delay for next command in several transition time case based on this assumption. And it selects the most effective transition time with the condition that the calculated response delay is shorter than the value calculated from the specified level by Set Feature Enable Advanced Power Management command.

The optimal time to enter Active Idle mode is variable depending on the recent behavior of the user. It is not possible to achieve the same level of Power savings with a fixed entry time into Active Idle because every user's data and access pattern is different. The optimum entry time changes over time.

The same algorithm works for entering into Low Power Idle mode and Standby mode, which consumes less power but needs more recovery time switching from this mode to Active mode.

10.8 Interface Power Management Mode (Slumber and Partial)

Interface Power Management Mode is supported by both Device-initiated interface power management and Host-initiated interface power management. Please refer to the Serial ATA Specification about Power Management Mode.

10.9 S.M.A.R.T. Function

The intent of Self-monitoring, analysis, and reporting technology (S.M.A.R.T.) is to protect user data and prevent unscheduled system downtime that may be caused by predictable degradation and/or fault of the device. By monitoring and storing critical performance and calibration parameters, S.M.A.R.T. devices employ sophisticated data analysis algorithms to predict the likelihood of near-term degradation or fault condition. By alerting the host system of a negative reliability status condition, the host system can warn the user of the impending risk of a data loss and advise the user of appropriate action.

Since S.M.A.R.T. utilizes the internal device microprocessor and other device resources, there may be some small overhead associated with its operation. However, special care has been taken in the design of the S.M.A.R.T. algorithms to minimize the impact to host system performance. Actual impact of S.M.A.R.T. overhead is dependent on the specific device design and the usage patterns of the host system. To further ensure minimal impact to the user, S.M.A.R.T. capable devices are shipped from the device manufacturer's factory with the S.M.A.R.T. feature disabled. S.M.A.R.T. capable devices can be enabled by the system OEMs at time of system integration or in the field by after-market products.

10.9.1 Attributes

Attributes are the specific performance or calibration parameters that are used in analyzing the status of the device. Attributes are selected by the device manufacturer based on that attribute's ability to contribute to the prediction of degrading or faulty conditions for that particular device. The specific set of attributes being used and the identity of these attributes is vendor specific and proprietary.

10.9.2 Attribute values

Attribute values are used to represent the relative reliability of individual performance or calibration attributes. Higher attribute values indicate that the analysis algorithms being used by the device are predicting a lower probability of a degrading or fault condition existing. Accordingly, lower attribute values indicate that the analysis algorithms being used by the device are predicting a higher probability of a degrading or fault condition existing. There is no implied linear reliability relationship corresponding to the numerical relationship between different attribute values for any particular attribute.

10.9.3 Attribute thresholds

Each attribute value has a corresponding attribute threshold limit which is used for direct comparison to the attribute value to indicate the existence of a degrading or faulty condition. The numerical value of the attribute thresholds are determined by the device manufacturer through design and reliability testing and analysis. Each attribute threshold represents the lowest limit to which its corresponding attribute value can be equal while still retaining a positive reliability status. Attribute thresholds are set at the device manufacturer's factory and cannot be changed in the field. The valid range for attribute thresholds is from 1 through 253 decimal.

10.9.4 Threshold exceeded condition

If one or more attribute values are less than or equal to their corresponding attribute thresholds, then the device reliability status is negative, indicating an impending degrading or faulty condition.

10.9.5 S.M.A.R.T. commands

The S.M.A.R.T. commands provide access to attribute values, attribute thresholds and other logging and reporting information.

10.9.6 S.M.A.R.T. operation with power management modes

The device saves attribute values automatically on every head unload timing except the emergency unload, even if the attribute auto save feature is not enabled. The head unload is done not only by Standby, Standby Immediate, Sleep command, and Hard Reset, but also by the Standby timer. So it is not necessary for a host system to enable the attribute auto save feature when it utilizes the power management. If the attribute auto save feature is enabled, attribute values will be saved after 30 minutes have passed since the last saving, besides above condition.

10.10 Security Mode Feature Set

Security Mode Feature Set is a powerful security feature. With a device lock password, a user can prevent unauthorized access to a device even if it is removed from the computer.

New commands are supported for this feature as listed below:

Security Set Password	(F1'h)
Security Unlock	(F2'h)

Security Erase Prepare	(F3'h)
Security Erase Unit	(F4'h)
Security Freeze Lock	(F5'h)
Security Disable Password	(F6'h)

10.10.1 Security mode

The following security modes are provided:

Device Locked Mode	The device disables media access commands after power on. Media access commands are enabled by either a Security Unlock command or a Security Erase Unit command.
Device Unlocked Mode	The device enables all commands. If a password is not set this mode is entered after power on, otherwise it is entered by a Security Unlock or a Security Erase Unit command.
Device Frozen Mode	The device enables all commands except those which can update the device lock function, set/change password. The device enters this mode via a Security Freeze Lock command. It cannot quit this mode until power off.

10.10.2 Security level

The following security levels are provided:

High level security	When the device lock function is enabled and the User Password is forgotten, the device can be unlocked via a Master Password.
Maximum level security	When the device lock function is enabled and the User Password is forgotten, then only the Master Password with a Security Erase Unit command can unlock the device. Then the user data is erased.

10.10.3 Password

This function can have two types of passwords as described below.

Master Password	When the Master Password is set, the device does NOT enable the Device Lock Function, and the device CANNOT be locked with the Master Password, but the Master Password can be used for unlocking the locked device.
User Password	The User Password should be given or changed by a system user. When the User Password is set, the device enables the Device Lock Function, and then the device is locked on next power on reset. If Software Setting Preservation is disabled, the device is locked on COMRESET as well.

The system manufacturer or dealer who intends to enable the device lock function for end users must set the master password even if only single level password protection is required. Otherwise, the default master password which is set by Hitachi Global Storage Technologies can unlock a device that is locked with a user password

10.10.4 Master Password Revision Code

This Master Password Revision Code is set by Security Set Password command with the master password. And this revision code field is returned in the Identify Device command word 92. The valid revision codes are 0001h to FFFEh. The default value of Master Password Revision Code is FFFEh. Values 0000h and FFFFh are reserved.


10.10.4.1 Master Password setting

The system manufacturer or dealer can set an initial Master Password using the Security Set Password command, without enabling the Device Lock Function.

10.10.4.2 User Password setting

When a User Password is set, the device will automatically enter lock mode the next time the device is powered on.


Table 32: Initial setting



10.10.4.3 Operation from POR after user password is set

When Device Lock Function is enabled, the device rejects media access command until a Security Unlock command is successfully completed.

Table 33: Usual operation for POR




(*1) — refers to the commands in Table 35: “Command table for device lock operation” on page 59.

10.10.4.4 User Password lost

If the User Password is forgotten and High level security is set, the system user cannot access any data. However the device can be unlocked using the Master Password.

If a system user forgets the User Password and Maximum security level is set, data access is impossible. However the device can be unlocked using the Security Erase Unit command to unlock the device and erase all user data with the Master Password.

Table 34: Password lost



10.10.4.5 Attempt limit for the SECURITY UNLOCK command

The SECURITY UNLOCK command has an attempt limit, the purpose of which is to prevent someone from attempting to unlock the drive with various passwords numerous times.

The device counts the password mismatch. If the password does not match, the device counts it without distinguishing the Master password and the User password. If the count reaches 5, EXPIRE bit (bit 4) of Word 128 in Identify Device information is set, and then the SECURITY ERASE UNIT command and the SECURITY UNLOCK command are aborted until a hard reset or a power off. The count and EXPIRE bit are cleared after a power on reset or a hard reset.

10.10.5 Command table

This table shows the device's response to commands when the Security Mode Feature Set (Device lock function) is enabled.

Table 35: Command table for device lock operation

Command	Device Mode			Command	Device Mode		
	Locked	Unlocked	Frozen		Locked	Unlocked	Frozen
Check Power Mode	0	0	0	Seek	0	0	0
Device Configuration RESTORE	x	0	0	Sense Condition	0	0	0
Device Configuration FREEZE LOCK	0	0	0	Set Features	0	0	0
Device Configuration IDENTIFY	0	0	0	Set Max ADDRESS	x	0	0
Device Configuration SET	x	0	0	Set Max ADDRESS EXT	x	0	0
Execute Device Diagnostic	0	0	0	Set Max FREEZE LOCK	0	0	0
Flush Cache	x	0	0	Set Max LOCK	0	0	0
Flush Cache EXT	x	0	0	Set Max SET PASSWORD	0	0	0
Format Track	x	0	0	Set Max UNLOCK	0	0	0
Format Unit	x	0	0	Set Multiple Mode	0	0	0
Identify Device	0	0	0	Sleep	0	0	0
Idle	0	0	0	S.M.A.R.T. Disable Operations	0	0	0
Idle Immediate	0	0	0	S.M.A.R.T. Enable/Disable automatic off-line	0	0	0
Initialize Device Parameters	0	0	0	S.M.A.R.T. Enable/Disable Attribute Autosave	0	0	0
Read Buffer	0	0	0	S.M.A.R.T. Enable Operations	0	0	0
Read DMA	x	0	0	S.M.A.R.T. Execute Off-line Immediate	0	0	0
Read DMA EXT	x	0	0	S.M.A.R.T. Read Attribute Values	0	0	0
Read FPDMA Queued	x	0	0				
Read Long	x	0	0	S.M.A.R.T. Read Attribute Thresholds	0	0	0
Read Multiple	x	0	0	S.M.A.R.T. Read log sector	0	0	0
Read Multiple EXT	x	0	0	S.M.A.R.T. Write log sector	0	0	0
Read Native Max ADDRESS	0	0	0	S.M.A.R.T. Return Status		0	0
Read Native Max ADDRESS EXT	0	0	0	S.M.A.R.T. Save Attribute Values	0	0	0
Read Sector(s)	x	0	0	Standby	0	0	0
Read Sector(s) EXT	x	0	0	Standby Immediate	0	0	0
Read Verify Sector(s)	x	0	0	Write Buffer	0	0	0
Read Verify Sector(s) EXT	x	0	0	Write DMA	x	0	0
Recalibrate	0	0	0	Write DMA EXT	x	0	0
				Write DMA FUA Ext	x	0	0
				Write FPDMA Queued	x	0	0
Security Disable Password	x	0	x	Write Long	x	0	0
Security Erase Prepare	0	0	0	Write Multiple	x	0	0
Security Erase Unit	0	0	x	Write Multiple EXT	x	0	0
				Write Multiple FUA Ext	x	0	0
Security Freeze Lock	x	0	0	Write Sector(s)	x	0	0

Table 35: Command table for device lock operation

Security Set Password	X	o	X	Write Sector(s) EXT	X	o	o
Security Unlock	o	o	X	Write Verify	X	o	o

10.11 Protected Area Function

Protected Area Function provides a protected area which cannot be accessed via conventional methods. This protected area is used to contain critical system data such as BIOS or system management information. The contents of the entire system main memory may also be dumped into the protected area to resume after a system power off. The LBA/CYL changed by the following commands affects the Identify Device Information.

Two commands are defined for this function:

- Read Native Max ADDRESS ('F8'h)
- Set Max ADDRESS ('F9'h)

Four security extension commands are implemented as sub functions of the Set Max ADDRESS:

- Set Max SET PASSWORD
- Set Max LOCK
- Set Max FREEZE LOCK
- Set Max UNLOCK

10.11.1 Example for operation (In LBA Mode)

The following example uses hypothetical values.

Device characteristics:

Capacity (native)	536,870,912 bytes (536MB)
Max LBA (native)	1,048,575 (0FFFFFFh)
Required size for protected area	8,388,608 bytes
Required blocks for protected area	16,384 (004000h)
Customer usable device size	528,482,304 bytes (528MB)
Customer usable sector count	1,032,192 (0FC000h)
LBA range for protected area	0FC000h to 0FFFFFFh

1. Shipping drives from the drive manufacturer

When the drive is shipped from the manufacturer, the device has been tested to have a capacity of 536 MB, flagging the media defects not visible by the system.

2. Preparing drives at system manufacturer

Special utility software is required to define the size of the protected area and to store the data in it. The sequence is:

Issue Read Native Max ADDRESS command to get the real device max of LBA/CYL. Returned value shows that native device Max LBA is 0FFFFFFh regardless of the current setting.

Make the entire device accessible, including the protected area, by setting the device Max LBA as 0FFFFFFh via Set Max ADDRESS command. The option could be either nonvolatile or volatile.

Test the sectors for protected area (LBA > = 0FC000h) if required.

Write information data such as BIOS code within the protected area.

Change maximum LBA using Set Max ADDRESS command to 0FBFFFh with nonvolatile option.

From this point the protected area cannot be accessed until the next Set Max ADDRESS command is issued. Any BIOS, device driver, or application software accesses the drive as if it is a 528 MB device because the device behaves like a 528 MB device.

3. Conventional usage without system software support:

Because the drive works as a 528 MB device, there is no special care required for normal use of this device.

4. Advanced usage using protected area.

The data in the protected area is accessed by the following steps.

1. Issue Read Native Max ADDRESS command to get the real device max LBA/CYL. Returned value shows that native device Max LBA is 0FFFFFFh regardless of the current setting.
2. Make entire device accessible, including the protected area, by setting device Max LBA as 0FFFFFFh via Set Max ADDRESS command with the volatile option. By using this option, unexpected power removal or reset will prevent the protected area from remaining accessible.
3. Read information data from protected area.
4. Issue hard reset or POR to inhibit any access to the protected area.

10.11.2 Set Max security extension commands

The Set Max SET PASSWORD command allows the host to define the password to be used during the current power on cycle. This password is not related to the password used for the Security Mode Feature set. When the password is set, the device is in the Set Max Unlocked mode.

This command requests a transfer of a single sector of data from the host. The following figure defines the content of this sector of information. The password is retained by the device until the next power cycle. When the device accepts this command, the device is in Set Max Unlocked mode.

Table 36: Set Max SET PASSWORD data content

Word	Content
0	Reserved
1-16	Password (32 bytes)
17-255	Reserved

The Set Max LOCK command allows the host to disable the Set Max commands (except Set Max UNLOCK and Set Max FREEZE LOCK) until the next power cycle or the issuance and acceptance of the Set Max UNLOCK command. When this command is accepted, the device is in the Set Max Locked mode.


The Set Max UNLOCK command changes the device from the Set Max Locked mode to the Set Max Unlocked mode.

This command requests a transfer of a single sector of data from the host. The figure shown above defines the content of this sector of information. The password supplied in the sector of data transferred is compared with the stored Set Max password. If the password compare fails, then the device returns command aborted and decrements the unlock counter. On the acceptance of the Set Max LOCK command, this counter is set to a value of five and is decremented for each password mismatch when Set Max UNLOCK is issued and the device is locked. When this counter reaches zero, then the Set Max UNLOCK command returns command aborted until a power cycle.

The Set Max FREEZE LOCK command allows the host to disable the SET MAX commands (including Set Max UNLOCK) until the next power cycle. When this command is accepted the device is in the Set Max Frozen mode. The password, the Set Max security mode, and the unlock counter do not persist over a power cycle but persist over a COMRESET or software reset.

NOTE: If this command is immediately preceded by a Read Native MAX ADDRESS command, it shall be interpreted as a Set Max ADDRESS command regardless of Feature register value.

Table 37: Set Max security mode transition



10.12 Seek Overlap


HTS7210XXG9SA00 provide accurate seek time measurement method. The seek command is usually used to measure the device seek time by accumulating execution time for a number of seek commands. With typical implementation of the seek command, this measurement must including the device and host command overhead. To eliminate this overhead, HTS7210XXG9SA00 overlap the seek command as described below.

The first seek command completes before the actual seek operation is over. Then device can receive the next seek command from the host but actual seek operation for the next seek command starts right after the actual seek operation for the first seek command is completed. In other words, the execution of two seek commands overlaps excluding the actual seek operation.


With this overlap, total elapsed time for a number of seek commands is the total accumulated time for the actual seek operation plus one pre and post overhead. When the number of seeks is large, just this one overhead can be ignored.

Table 38: Seek overlap

(1) With overlap



(2) Without overlap



10.13 Write Cache function

Write cache is a performance enhancement whereby the device reports completion of the write command (Write Sector(s) and Write Multiple) to the host as soon as the device has received all of the data in its buffer. The device assumes responsibility to write the data subsequently onto the disk.

- Writing data after completed acknowledgment of a write command, soft reset, or COMRESET does not affect its operation but power off terminates writing operation immediately and unwritten data is lost.
- Flush cache, Soft reset, Standby, Standby Immediate, and Sleep are executed after the completion of writing to disk media on enabling write cache function. The host system can confirm the completion of Write Cache operation by issuing Flush Cache command, Soft reset, Standby command, Standby Immediate command, or Sleep command, and then confirming the completion of the issued command.

10.14 Reassign Function

The Reassign Function is used with read commands and write commands. The sectors of data for reassignment are prepared as the spare data sector. The one entry can register 256 consecutive sectors maximum.

This reassignment information is registered internally, and the information is available right after completing the reassign function. Also the information is used on the next power on reset or hard reset.

If the number of the spare sector reaches 0 sector, the reassign function will be disabled automatically.

The spare tracks for reassignment are located at regular intervals from Cylinder 0. As a result of reassignment, the physical location of logically sequenced sectors is dispersed.

10.14.1 Auto Reassign Function

The sectors that show some errors may be reallocated automatically when specific conditions are met. The spare tracks for reallocation are located at regular intervals from Cylinder 0. The conditions for auto-reallocation are described below.

Non-recovered write errors

When a write operation can not be completed after the Error Recovery Procedure (ERP) is fully carried out, the sector(s) are reallocated to the spare location. An error is reported to the host system only when the write cache is disabled and the auto reallocation fails.

If the number of available spare sectors reaches 16 sectors, the write cache function will be disabled automatically.

Non-recovered read errors

When a read operation fails after a defined ERP is fully carried out, a hard error is reported to the host system. This location is registered internally as a candidate for the reallocation. When a registered location is specified as a target of a write operation, a sequence of media verifications is performed automatically. When the result of this verification meets the criteria, this sector is reallocated.

Recovered read errors

When a read operation for a sector fails once and then is recovered at the specific ERP step, this sector of data is reallocated automatically. A media verification sequence may be run prior to the relocation according to the predefined conditions.

10.15 48-bit Address Feature Set

The 48-bit Address feature set allows devices with capacities up to 281,474,976,710,655 sectors. This allows device capacity up to 144,115,188,075,855,360 bytes. In addition, the number of sectors that may be transferred by a single command are increased by increasing the allowable sector count to 16 bits.

Commands unique to the 48-bit Address feature set are:

- Flush Cache Ext
- Read DMA Ext
- Read Multiple Ext
- Read Native Max Address Ext
- Read Sector(s) Ext
- Read Verify Sector(s) Ext
- Set Max Address Ext
- Write DMA Ext
- Write Multiple Ext
- Write Sector(s) Ext

The 48-bit Address feature set operates in LBA addressing only. Devices also implement commands using 28-bit addressing, and 28-bit and 48-bit commands may be intermixed.

Support of the 48-bit Address feature set is indicated in the Identify Device response bit 10 word 83. In addition, the maximum user LBA address accessible by 48-bit addressable commands is contained in Identify Device response words 100 through 103.

When the 48-bit Address feature set is implemented, the native maximum address is the value returned by a Read Native Max Address Ext command. If the native maximum address is equal to or less than 268,435,455, a Read Native Max Address shall return the native maximum address. If the native maximum address is greater than 268,435,455, a Read Native Max Address shall return a value of 268,435,455.

10.16 Software Setting Preservation Feature Set

When a device is enumerated, software will configure the device using SET FEATURES and other commands. These software settings are often preserved across software reset but not necessarily across hardware reset. In Parallel ATA, only commanded hardware resets can occur, thus legacy software only reprograms settings that are cleared for the particular type of reset it has issued. In Serial ATA, COMRESET is equivalent to hard reset and a non-commanded COMRESET may occur if there is an asynchronous loss of signal. Since COMRESET is equivalent to hardware reset, in the case of an asynchronous loss of signal some software settings may be lost without legacy software knowledge. In order to avoid losing important software settings without legacy driver knowledge, the software settings preservation ensures that the value of important software settings is maintained across a COMRESET. Software settings preservation may be enabled or disabled using SET FEATURES with a subcommand code of 06h. Software settings preservation is enabled by default.

10.16.1 Preserved software settings

If Software setting preservation is enabled, the following settings are preserved across COMRESET. Otherwise settings are cleared across COMRESET.

Setting	Contents
---------	----------

Initialize device parametes	Track length Number of head Number of cylinder Capacity
Power Management Feature Set Standby Timer	Time to fall into standby mode
Security mode state	Security freeze lock Security unlock
Set max ADDRESS	Capacity
Set feature	Write Cachi Enable/Disable Set transfer mode Advanced Power Management Enable/Disable Read Look-Ahead Reverting to Defaults
Set multiple mode	Block size

10.17 Native Command Queuing

Native Command Queuing feature (Read / Write FPDMA Queued commands) is supported. Please refer to the Serial ATA II Specification about Native Command Queuing.

The host shall not issue a legacy ATA command while a native queued command is outstanding. Upon receiving a legacy ATA command while a native queued command is outstanding, the device aborts the command and halts command processing of outstanding native queued commands.

11.0 Command protocol

The commands are grouped into different classes according to the protocols followed for command execution. The command classes with their associated protocols are defined below.

Please refer to Serial ATA Revision 1.0a (Section 9. device command layer protocol) and Serial ATA II: Extensions to Serial ATA 1.0a (Section 4. Command layer) about each protocol.

For all commands, the host must first check if BSY=1, and should proceed no further unless and until BSY=0. For all commands, the host must also wait for RDY=1 before proceeding.

A device must maintain either BSY=1 or DRQ=1 at all times until the command is completed. The INTRQ signal is used by the device to signal most, but not all, times when the BSY bit is changed from 1 to 0 during command execution.

A command shall only be interrupted with a COMRESET or software reset. The result of writing to the Command register while BSY=1 or DRQ=1 is unpredictable and may result in data corruption. A command should only be interrupted by a reset at times when the host thinks there may be a problem, such as a device that is no longer responding.

Interrupts are cleared when the host reads the Status Register, issues a reset, or writes to the Command Register.

11.1 Data In commands

The following are Data In commands:

- Device Configuration Identity
- Identify Device
- Read Buffer
- Read Log Ext
- Read Long
- Read Multiple
- Read Multiple Ext
- Read Sector(s)
- Read Sector(s) Ext
- S.M.A.R.T. Read Attribute Values
- S.M.A.R.T. Read Attribute Thresholds
- S.M.A.R.T. Read log sector

Execution includes the transfer of one or more 512 byte (> 512 bytes on Read Long) sectors of data from the device to the host.

Note that the status data for a sector of data is available in the Status Register before the sector is transferred to the host.

If the device detects an invalid parameter, then it will abort the command by setting BSY=0, ERR=1, ABT=1.

If an error occurs, the device will set BSY=0, ERR=1, and DRQ=1. The device will then store the error status in the Error Register. The registers will contain the location of the sector in error. The erroneous location will be reported with CHS mode or LBA mode, the mode is decided by mode select bit (bit 6) of Device register on issuing the command.

If an Uncorrectable Data Error (UNC=1) occurs, the defective data will be transferred from the media to the sector buffer, and will be available to be transferred to the host, at the host's option. In case of Read Multiple command, the host should complete transfer the block which includes the error from the sector buffer and terminate whatever kind of type of error occurred.

All data transfers to the host through the Data Register are 16 bits, except for the ECC bytes, which are 8 bits.

11.2 Data Out Commands

The following are Data Out commands:

- Device Configuration SET
- Format Track
- Security Disable Password
- Security Erase Unit
- Security Set Password
- Security Unlock
- Set Max Set Password
- Set Max Unlock
- S.M.A.R.T. Write log sector
- Write Buffer
- Write Log Ext
- Write Long
- Write Multiple
- Write Multiple Ext
- Write Sector(s)
- Write Sector(s) Ext

Execution includes the transfer of one or more 512 byte (> 512 bytes on Write Long) sectors of data from the host to the device.

If the device detects an invalid parameter, then it will abort the command by setting BSY=0, ERR=1, ABT=1.

If an uncorrectable error occurs, the device will set BSY=0 and ERR=1, store the error status in the Error Register. The registers will contain the location of the sector in error. The errored location will be reported with CHS mode or LBA mode. The mode is decided by mode select bit (bit 6) of Device register on issuing the command.

All data transfers to the device through the Data Register are 16 bits, except for the ECC bytes, which are 8 bits.

11.3 Non-data commands

The following are Non-data commands:

- Check Power Mode

- Device Configuration FREEZE LOCK
- Device Configuration RESTORE
- Execute Device Diagnostic
- Flush Cache
- Flush Cache Ext
- Idle
- Idle Immediate
- Initialize Device Parameters
- NOP
- Read Native Max ADDRESS
- Read Native Max ADDRESS Ext
- Read Verify Sector(s)
- Read Verify Sector(s) Ext
- Recalibrate
- Security Erase Prepare
- Security Freeze Lock
- Seek
- Set Features
- Set Max ADDRESS
- Set Max ADDRESS Ext
- Set Max LOCK
- Set Max FREEZE LOCK
- Set Multiple Mode
- Sleep
- S.M.A.R.T. Disable Operations
- S.M.A.R.T. Enable/Disable Attribute Autosave
- S.M.A.R.T. Enable/Disable Automatic Off Line
- S.M.A.R.T. Enable Operations
- S.M.A.R.T. Execute Off-line Data Collection
- S.M.A.R.T. Return Status
- S.M.A.R.T. Save Attribute Values
- Standby
- Standby Immediate

Execution of these commands involves no data transfer:

11.4 DMA Data Transfer Commands

These commands are:

- Read DMA
- Read DMA EXT
- Write DMA
- Write DMA EXT

Initiation of the DMA transfer commands is identical to the Read Sector or Write Sector commands except that the host initializes the slave-DMA channel prior to issuing the command.

The DMA protocol allows high performance multi-tasking operating systems to eliminate processor overhead associated with PIO transfers.

Refer HTS7210XXG9SA00 Final Functional Specification (P/N TBD) for further details.

11.5 First-parity DMA Commands

These commands are:

- Read FPDMA Queued
- Write FPDMA Queued

Execution of this class of commands includes queuing and the transfer of one or more blocks of data between the device and the host. The protocol is described in the section 4.2 "Native Command Queuing" of "Serial ATA II: Extensions of Serial ATA 1.0a."

12.0 Command descriptions

The table below shows the commands that are supported by the device. Table 41: “Command Set (subcommand)” on page 73 shows the subcommands that are supported by each command or feature.

Table 39: Command Set (1 of 2)

Protocol	Command	Code (Hex)	Binary Code Bit							
			7	6	5	4	3	2	1	0
3	Check Power Mode	E5	1	1	1	0	0	1	0	1
3	Check Power Mode*	98	1	0	0	1	1	0	0	0
3	Device Configuration RESTORE	B1	1	0	1	0	0	0	0	1
3	Device Configuration FREEZE LOCK	B1	1	0	1	0	0	0	0	1
1	Device Configuration IDENTIFY	B1	1	0	1	0	0	0	0	1
2	Device Configuration SET	B1	1	0	1	0	0	0	0	1
3	Execute Device Diagnostic	90	1	0	0	1	0	0	0	0
3	Flush Cache	E7	1	1	1	0	0	1	1	1
3	Flush Cache EXT	EA	1	1	1	0	1	0	1	0
2	Format Track	50	0	1	0	1	0	0	0	0
3+	Format Unit	F7	1	1	1	1	0	1	1	1
1	Identify Device	EC	1	1	1	0	1	1	0	0
3	Idle	E3	1	1	1	0	0	0	1	1
3	Idle*	97	1	0	0	1	0	1	1	1
3	Idle Immediate	E1	1	1	1	0	0	0	0	1
3	Idle Immediate*	95	1	0	0	1	0	1	0	1
3	Initialize Device Parameters	91	1	0	0	1	0	0	0	1
1	Read Buffer	E4	1	1	1	0	0	1	0	0
4	Read DMA	C8	1	1	0	0	1	0	0	0
4	Read DMA	C9	1	1	0	0	1	0	0	1
4	Read DMA EXT	25	0	0	1	0	0	1	0	1
5	Read FPDMA Queued	60	0	1	1	0	0	0	0	0
1	Read Log Ext	2F	0	0	1	0	1	1	1	1
1	Read Long	22	0	0	1	0	0	0	1	0
1	Read Long	23	0	0	1	0	0	0	1	1
1	Read Multiple	C4	1	1	0	0	0	1	0	0
1	Read Multiple EXT	29	0	0	1	0	1	0	0	1
3	Read Native Max ADDRESS	F8	1	1	1	1	1	0	0	0
3	Read Native Max ADDRESS EXT	27	0	0	1	0	0	1	1	1
1	Read Sector(s)	20	0	0	1	0	0	0	0	0
1	Read Sector(s)	21	0	0	1	0	0	0	0	1
3	Read Sector(s)EXT	24	0	0	1	0	0	1	0	0
3	Read Verify Sector(s)	40	0	1	0	0	0	0	0	0
3	Read Verify Sector(s)	41	0	1	0	0	0	0	0	1
3	Read Verify Sector(s)EXT	42	0	1	0	0	0	0	1	0
3	Recalibrate	1x	0	0	0	1	-	-	-	-
2	Security Disable Password	F6	1	1	1	1	1	0	1	0
3	Security Erase Prepare	F3	1	1	1	1	0	0	1	1
2	Security Erase Unit	F4	1	1	1	1	0	1	0	0
3	Security Freeze Lock	F5	1	1	1	1	0	1	0	1
2	Security Set Password	F1	1	1	1	1	0	0	0	1

2	Security Unlock	F2	1 1 1 1 0 0 1 0
3	Seek	7x	0 1 1 1 - - - -

Table 40: Command Set (2 of 2)

Protocol	Command	Code (Hex)	Binary Code Bit							
			7	6	5	4	3	2	1	0
3	Sense Condition	F0	1	1	1	1	0	0	0	0
3	Set Features	EF	1	1	1	0	1	1	1	1
3	Set Max ADDRESS	F9	1	1	1	1	1	0	0	1
3	Set Max ADDRESS EXT	37	0	0	1	1	0	1	1	1
3	Set Max FREEZE LOCK	F9	1	1	1	1	1	0	0	1
3	Set Max LOCK	F9	1	1	1	1	1	0	0	1
2	Set Max SET PASSWORD	F9	1	1	1	1	1	0	0	1
2	Set Max UNLOCK	F9	1	1	1	1	1	0	0	1
3	Set Multiple Mode	C6	1	1	0	0	0	1	1	0
3	Sleep	E6	1	1	1	0	0	1	1	0
3	Sleep*	99	1	0	0	1	1	0	0	1
3	S.M.A.R.T. Disable Operations	B0	1	0	1	1	0	0	0	0
3	S.M.A.R.T. Enable/Disable Attribute Auto save	B0	1	0	1	1	0	0	0	0
3	S.M.A.R.T. Enable/Disable Automatic Off-line	B0	1	0	1	1	0	0	0	0
3	S.M.A.R.T. Enable Operations	B0	1	0	1	1	0	0	0	0
3	S.M.A.R.T. Execute Off-line Immediate	B0	1	0	1	1	0	0	0	0
1	S.M.A.R.T. Read Attribute Values	B0	1	0	1	1	0	0	0	0
1	S.M.A.R.T. Read Attribute Thresholds	B0	1	0	1	1	0	0	0	0
1	S.M.A.R.T. Read Log Sector	B0	1	0	1	1	0	0	0	0
3	S.M.A.R.T. Return Status	B0	1	0	1	1	0	0	0	0
3	S.M.A.R.T. Save Attribute Values	B0	1	0	1	1	0	0	0	0
2	S.M.A.R.T. Write Log Sector	B0	1	0	1	1	0	0	0	0
3	Standby	E2	1	1	1	0	0	0	1	0
3	Standby*	96	1	0	0	1	0	1	1	0
3	Standby Immediate	E0	1	1	1	0	0	0	0	0
3	Standby Immediate*	94	1	0	0	1	0	1	0	0
2	Write Buffer	E8	1	1	1	0	1	0	0	0
4	Write DMA	CA	1	1	0	0	1	0	1	0
4	Write DMA	CB	1	1	0	0	1	0	1	1
4	Write DMA EXT	35	0	0	1	1	0	1	0	1
4	Write DMA FUA Ext	3D	0	0	1	1	1	1	0	1
5	Write FPDMA Queued	61	0	1	1	0	0	0	0	1
2	Write Log Ext	3F	0	0	1	1	1	1	1	1
2	Write Long	32	0	0	1	1	0	0	1	0
2	Write Long	33	0	0	1	1	0	0	1	1
2	Write Multiple	C5	1	1	0	0	0	1	0	1
2	Write Multiple FUA EXT	CE	1	1	0	0	1	1	1	0
2	Write Sector(s)	30	0	0	1	1	0	0	0	0
2	Write Sector(s)	31	0	0	1	1	0	0	0	1
2	Write Sector(s)EXT	34	0	0	1	1	0	1	0	0

2	Write Verify	3C	0 0 1 1 1 1 0 0
---	--------------	----	-----------------

Protocol :

- 1 : PIO data IN command 3 : Non data command 5 : First-parity DMA command
2 : PIO data OUT command 4 : DMA command + : Vendor specific command

Table 41: Command Set (subcommand)

Command (Subcommand)	Command Code (Hex)	Feature Register (Hex)
S.M.A.R.T. Function		
S.M.A.R.T. Read Attribute Values	B0	D0
S.M.A.R.T. Read Attribute Thresholds	B0	D1
S.M.A.R.T. Enable/Disable Attribute Autosave	B0	D2
S.M.A.R.T. Save Attribute Values	B0	D3
S.M.A.R.T. Execute Off-line Immediate	B0	D4
S.M.A.R.T. Read Log Sector	B0	D5
S.M.A.R.T. Write Log Sector	B0	D6
S.M.A.R.T. Enable Operations	B0	D8
S.M.A.R.T. Disable Operations	B0	D9
S.M.A.R.T. Return Status	B0	DA
S.M.A.R.T. Enable/Disable Automatic Off-line	B0	DB
Set Features		
Enable Write Cache	EF	02
Set Transfer mode	EF	03
Enable Advanced Power Management feature	EF	05
Enable Power-Up in Standby feature	EF	05
Power-Up in Standby feature device Spin-up	EF	07
Enable Address Offset mode	EF	09
52 bytes of ECC apply on Read/Write Long	EF	44
Disable read look-ahead feature	EF	55
Disable reverting to power on defaults	EF	66
Disable write cache	EF	82
Disable Advanced Power Management feature	EF	85
Disable Power-Up Standby feature	EF	86
Disable Address Offset mode	EF	89
Enable read look-ahead feature	EF	AA
4 bytes of ECC apply on Read/Write Long	EF	BB
Disable AAm	EF	C2
Enable reverting to power on defaults	EF	CC
Enable use of Serial ATA feature	EF	10
Disable use of Serial ATA feature	EF	90
Set Max Security Extension		
Set Max SET PASSWORD	F9	01
Set Max LOCK	F9	02
Set Max UNLOCK	F9	03
Set Max FREEZE LOCK	F9	04

Device Configuration Overlay		
Device Configuration RESTORE	B1	C0
Device Configuration FREEZE LOCK	B1	C1
Device Configuration IDENTIFY	B1	C2
Device Configuration SET	B1	C3

The "Command set" table beginning on page 71 shows the commands that are supported by the device. The "Command Set (Subcommand)" table above shows the sub-commands that are supported by each command or feature.

The following symbols are used in the command descriptions.

Input registers

- 0 This indicates that the bit is always set to 0.
- 1 This indicates that the bit is always set to 1.
- H Head number. This indicates that the head number part of the Device/Head Register is an input parameter and will be set by the device.
- V Valid. This indicates that the bit is part of an input parameter and will be set by the device to 0 or 1.
- N Not recommended condition for start up. Indicates that the condition of the device is not recommended for start up.
- This indicates that the bit is not part of an input parameter

Output registers

- 0 This indicates that the bit must be set to 0.
- 1 This indicates that the bit must be set to 1.
- H Head number. This indicates that the head number part of the Device/Head Register is an output parameter and should be specified.
- L LBA mode. This indicates the addressing mode. Zero specifies CHS mode and one specifies LBA addressing mode.
- R Retry. Original meaning is already obsolete, there is no difference between 0 and 1. (Using 0 is recommended for future compatibility.)
- B Option Bit. This indicates that the Option Bit of the Sector Count Register be specified. (This bit is used by Set Max ADDRESS command.)
- V Valid. This indicates that the bit is part of an output parameter and should be specified.
- x This indicates that the hex character is not used.
- This indicates that the bit is not used.

The command descriptions show the contents of the Status and Error Registers after the device has completed processing the command and has interrupted the host.

12.1 Check Power Mode (E5h/98h)

Table 42: Check Power Mode Command (E5h/98h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	V	V	V	V	V	V	V	V
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	1	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	0	0	-	-	0	-	V

The Check Power Mode command will report whether the device is spun up and the media is available for immediate access.

Input parameters from the device

Sector Count This indicates the power mode code. The command returns FFh in the Sector Count Register if the spindle motor is at speed and the device is not in Standby or Sleep mode. Otherwise, the Sector Count Register is set to 0.

12.2 Device Configuration Overlay (B1h)

Table 43: Device Configuration Overlay Command (B1h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	1	0	1	0	V	V	V	V	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	V	V	V	V	V	V	V	V
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	V	V	V	V	V	V	V	V
LBA High	-	-	-	-	-	-	-	-	LBA High	V	V	V	V	V	V	V	V
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	0	1	1	0	0	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	V	V	0	-	V	-	-	V

Individual Device Configuration Overlay feature set commands are identified by the value placed in the Features register. The table below shows these Features register values.

Table 44: Device Configuration Overlay Features register values

Value	Command
C0h	DEVICE CONFIGURATION RESTORE
C1h	DEVICE CONFIGURATION FREEZE LOCK
C2h	DEVICE CONFIGURATION IDENTIFY
C3h	DEVICE CONFIGURATION SET
other	Reserved

12.2.1 DEVICE CONFIGURATION RESTORE (subcommand C0h)

The DEVICE CONFIGURATION RESTORE command disables any setting previously made by a DEVICE CONFIGURATION SET command and returns the content of the IDENTIFY DEVICE or IDENTIFY PACKET DEVICE command response to the original settings as indicated by the data returned from the execution of a DEVICE CONFIGURATION IDENTIFY command.

12.2.2 DEVICE CONFIGURATION FREEZE LOCK (subcommand C1h)

The DEVICE CONFIGURATION FREEZE LOCK command prevents accidental modification of the Device Configuration Overlay settings. After successful execution of a DEVICE CONFIGURATION FREEZE LOCK command, all DEVICE CONFIGURATION SET, DEVICE CONFIGURATION FREEZE LOCK, DEVICE CONFIGURATION IDENTIFY, and DEVICE CONFIGURATION RESTORE commands are aborted by the device. The DEVICE CONFIGURATION FREEZE LOCK condition shall be cleared by a power-down. The DEVICE CONFIGURATION FREEZE LOCK condition shall not be cleared by hardware or software reset.

12.2.3 DEVICE CONFIGURATION IDENTIFY (subcommand C2h)

The DEVICE CONFIGURATION IDENTIFY command returns a 512 byte data structure via PIO data-in transfer. The content of this data structure indicates the selectable commands, modes, and feature sets that the device is capable of supporting. If a DEVICE CONFIGURATION SET command has been issued reducing the capabilities, the response to an IDENTIFY DEVICE or IDENTIFY PACKET DEVICE command will reflect the reduced set of capabilities, while the DEVICE CONFIGURATION IDENTIFY command will reflect the entire set of selectable capabilities.

The format of the Device Configuration Overlay data structure is shown in Table 45: “Device Configuration Overlay Data structure” on page 78.

12.2.4 DEVICE CONFIGURATION SET (subcommand C3h)

The DEVICE CONFIGURATION SET command allows a device manufacturer or a personal computer system manufacturer to reduce the set of optional commands, modes, or feature sets supported by a device as indicated by a DEVICE CONFIGURATION IDENTIFY command. The DEVICE CONFIGURATION SET command transfers an overlay that modifies some of the bits set in words 63, 82, 83, 84, and 88 of the IDENTIFY DEVICE command response. When the bits in these words are cleared, the device no longer supports the indicated command, mode, or feature set. If a bit is set in the overlay transmitted by the device that is not set in the overlay received from a DEVICE CONFIGURATION IDENTIFY command, no action is taken for that bit.

The format of the overlay transmitted by the device is described in the table in Table 45: “Device Configuration Overlay Data structure” on page 78. The restrictions on changing these bits is described in the text following that table. If any of the bit modification restrictions described are violated or any setting is changed with DEVICE CONFIGURATION SET command, the device shall return command aborted. In that case, error reason code is returned to sector count register, invalid word location is returned to LBA high register, and invalid bit location is returned to LBA Mid register. The Definition of error information is shown in Table 46: “DCO error information definition.” on page 78.

ERROR INFORMATION EXAMPLE 1:

After establishing a protected area with SET MAX address, if a user attempts to change maximum LBA address (DC SET or DC RESTORE), the device aborts that command and returns error reason code as below.

LBA High	:	03h	= word 3 is invalid
LBA Mid	:	00h	this register is not assigned in this case
Sector count	:	06h	= Protected area is now established

ERROR INFORMATION EXAMPLE 2:

When the device is enabled and the Security feature is set, if the user attempts to disable that feature, the device aborts that command and returns an error reason code as below.

LBA High	:	07h	= word 7 is invalid
LBA Mid	:	03h	= bit 3 is invalid
Sector count	:	04h	= now Security feature set is enabled

Table 45: Device Configuration Overlay Data structure

Word	Content	
0	0001h	Data Structure revision
1	Multiword DMA modes supported	
	15-3	Reserved
	2	1 = Multiword DMA mode 2 and below are supported
	1	1 = Multiword DMA mode 1 and below are supported
	0	1 = Multiword DMA mode 0 is supported
2	Ultra DMA modes supported	
	15-6	Reserved
	5	1 = Ultra DMA mode 5 and below are supported
	4	1 = Ultra DMA mode 4 and below are supported
	3	1 = Ultra DMA mode 3 and below are supported
	2	1 = Ultra DMA mode 2 and below are supported
	1	1 = Ultra DMA mode 1 and below are supported
	0	1 = Ultra DMA mode 0 is supported
3-6	Maximum LBA address	
7	Command set/feature set supported	
	15-9	Reserved
	8	1 = 48-bit Addressing feature set supported
	7	1 = Host Protected Area feature set supported
	6	1 = Automatic acoustic management supported
	5	Reserved
	4	1 = Power-Up in Standby feature set supported
	3	1 = Security feature set supported
	2	1 = SMART error log supported
	1	1 = SMART self-test supported
0	1 = SMART feature set supported	
8	Automatic Acoustic Mode status	
9	Automatic Acoustic Mode current value	
10	SATA feature	
	15-5	Reserved
	4	1 = Software setting preservation supported
	3	Reserved
	2	1 = Interface power management supported
	1	1 = Non-zero buffer offset in DMA Setup EIS supported
	0	1 = Native command queuing supported
11-254	Reserved	
255	Integrity word	
	15-8	Checksum
	7-0	Signature (A5h)

Note: Bits 7–0 of this word contain the value A5h. Bits 15–8 of this word contain the data structure checksum. The data structure checksum is the two's complement of the sum of all byte in words 0 through 254 and the byte consisting of bits 7–0 of word 255. Each byte is added with unsigned arithmetic, and overflow is ignored. The sum of all bytes is zero when the checksum is correct.

Table 46: DCO error information definition.

LBA High	invalid word location
----------	-----------------------

LBA Mid	invalid bit location (bits 7:0)
Sector count	error reason code & description (bits 15:8)
	01h DCO feature is frozen
	02h Device is now Security Locked mode
	03h Device's feature is already modified with DCO
	04h User attempt to disable any feature enabled
	05h Device is now SET MAX Locked or Frozen mode
	06h Protected area is now established
	07h DCO is not supported
	08h Subcommand code is invalid
	FFh other reason

12.3 Execute Device Diagnostic (90h)

Table 47: Execute Device Diagnostic command (90h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	0	0	1	0	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	V	V	V	V	V	V	0	0	0	-	-	0	-	0

The Execute Device Diagnostic command performs the internal diagnostic tests implemented by the device. The results of the test are stored in the Error Register.

The normal Error Register bit definitions do not apply to this command. Instead, the register contains a diagnostic code. See Table 47: “Diagnostic codes” on page 66 for the definition.

12.4 Flush Cache (E7h)

Table 48: Flush Cache command (E7h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	1	1	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

This command causes the device to complete writing data from its cache.

The device returns a status of RDY = 1 and DSC = 1 (50h) after the following sequence:

- Data in the write cache buffer is written to the disk media.
- Return a successful completion

12.5 Flush Cache EXT (EAh)

Table 49: Flush Cache command (E7h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			-	-	-	-	-	-	-	-	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
LBA Low	Current			-	-	-	-	-	-	-	-	LBA Low	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
LBA Mid	Current			-	-	-	-	-	-	-	-	LBA Mid	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
LBA High	Current			-	-	-	-	-	-	-	-	LBA High	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
Device/Head				-	-	-	-	-	-	-	-	Device/Head				-	-	-	-	-	-	-	
Command				1	1	1	0	1	0	1	0	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

This command causes the device to complete writing data from its cache.

The device returns good status after data in the write cache is written to disk media.

12.6 Format Track (50h: vendor specific)

Table 50: Format Track command (50h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	1	0	1	0	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	V	V	-	0	-	V

The Format Track command formats a single logical track on the device. Each good sector of data on the track will be initialized to zero with the write operation. At this time, the read operation does not verify the correct initialization of the data sector. Any data previously stored on the track will be lost.

Output parameters to the device

LBA Low In LBA mode this register specifies that LBA address bits 0–7 are to be formatted. (L=1).

LBA High/Mid This indicates the cylinder number of the track to be formatted. (L = 0)

In LBA mode this register specifies that LBA address bits 8–15 (Mid) and bits 16–23 (High) are to be formatted. (L = 1)

H This indicates the head number of the track to be formatted (L = 0). In LBA mode this register specifies that LBA address bits 24–27 are to be formatted. (L = 1)

Input parameters from the device

LBA Low In LBA mode this register specifies the current LBA address bits as 0–7 (L = 1).

LBA High/Mid In LBA mode this register specifies the current LBA address bits as 8–15 (Mid) and bits 16–23 (High).

H In LBA mode this register specifies the current LBA address bits as 24–27 (L=1).

In LBA mode this command formats a single logical track including the specified LBA.

12.7 Format Unit (F7h: vendor specific)

Table 51: Format Unit command (F7h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	V	V	V	V	V	V	V	V	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	1	1	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Format Unit command initializes all user data sectors after merging the reassigned sector location into the defect information of the device and clearing the reassign information. Both new reassign information and new defect information are available immediately after the completion of this command. They are also used on the next power on reset or hard reset. This command erases both previous information data from the device.

Note that the Format Unit command initializes from LBA 0 to Native MAX LBA. Host MAX LBA is set by Initialize Drive Parameter or Set MAX ADDRESS command is ignored. The protected area by Set MAX ADDRESS command is also initialized.

The Security Erase Prepare command should be completed immediately prior to the Format Unit command. If the device receives a Format Unit command without a prior Security Erase Prepare command, the device aborts the Format Unit command.

If the Feature register is NOT 11h, the device returns an Abort error to the host.

This command does not request a data transfer.

Output parameters to the device

Feature The Destination code for this command

11H The merge reassigned location into the defect information.

The execution time of this command is shown below.

HTS721010G9SA00	64 min
HTS721080G9SA00	52 min
HTS721060G9SA00	40 min
HTS721040G9SA00	26 min

12.8 Identify Device (ECh)

Table 52: Identify Device command (ECh)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	1	1	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Identify Device command requests the device to transfer configuration information to the host. The device will transfer a sector to the host containing the information beginning in Table 53: “Identify device information. (Part 1 of 7)” on page 86.

Table 53: Identify device information. (Part 1 of 7)

Word	Content		Description	
00	045xH		Drive classification	
			bit assignments	
			15(=0)	1=ATAPI device, 0=ATA device
		*	14(=0)	1=format speed tolerance gap required
		*	13(=0)	1=track offset option available
		*	12(=0)	1=data strobe offset option available
		*	11(=0)	1=rotational speed tolerance > 0.5%
		*	10(=1)	1=disk transfer rate > 10 Mbps
		*	9(=0)	1=disk transfer rate > 5 Mbps but <= 10 Mbps
		*	8(=0)	1=disk transfer rate <= 5 Mbps
			7(=0)	1=removable cartridge drive
			6(=1)	1=fixed drive
		*	5(=0)	1=spindle motor control option implemented
		*	4(=1)	1=head switch time > 15 ms
		*	3(=1)	1=not MFM encoded
			2(=x)	1=identify data incomplete
*	1(=1)	1=hard sectored		
	0(=0)	Reserved		
01	(Note 1)		Number of cylinders in default translate mode	
02	xxxxH		Specific configuration	
		C837h	SET FEATURES subcommand is not required to spin-up and IDENTIFY DEVICE response is complete	
		37C8h	SET FEATURES subcommand is required to spin-up and IDENTIFY DEVICE response is complete	
03	(Note 1)		Number of heads in default translate mode	
04-05	0	*	Reserved	
06	003FH		Number of sectors per track in default translate mode	
07-09	0		Reserved	
10-19	XXXX		Serial number in ASCII (0 = not specified)	
20	0003H	*	Controller type: 0003: dual ported, multiple sector buffer with look-ahead read	
21	(Note 1)	*	Buffer size in 512-byte increments	
22	00XXH	*	Number of ECC bytes as currently selected via the set feature command	
23-26	XXXX		Micro code version in ASCII	
27-46	(Note 1)		Model number in ASCII	
47	8010H		Maximum number of sectors that can be transferred per interrupt on Read and Write Multiple commands 15-8: (=80h) 7-0: Maximum number of sectors that can be transferred per interrupt.	

* indicates the use of those parameters that are vendor specific.

Note 1. See Table 60: “Number of cylinders/heads/sectors” on page 95.

Table 54: Identify device information. (Part 2 of 7)

Word	Content		Description
48	0000H	*	Capable of double word I/O, '0000'= cannot perform
49	0F00H	*	Capabilities, bit assignments: 15-14(=0) Reserved 13(=0) Standby timer value are vendor specific 12(=0) Reserved 11(=1) IORDY Supported 10(=1) IORDY can be disabled 9(=1) Reserved 8(=0) Reserved 7-0(=0) Reserved
50	4000H		Capabilities 15(=0) 0=the contents of word 50 are valid 14(=1) 1=the contents of word 50 are valid 13-2(=0) Reserved 1(=0) Obsolete 0(=0) 1=the device has a minimum Standby timer value that is device specific
51	0200H	*	PIO data transfer cycle timing mode
52	0200H	*	DMA data transfer cycle timing mode Refer Word 62 and 63
53	0007H		Validity flag of the word 15- 3(=0) Reserved 2(=1) 1 Word 88 is Valid 1(=1) 1=Word 64-70 are Valid 0(=1) 1=Word 54-58 are Valid
54	XXXXH		Number of current cylinders
55	XXXXH		Number of current heads
56	XXXXH		Number of current sectors per track
57-58	XXXXH		Current capacity in sectors Word 57 specifies the low word of the capacity
59	0XXXH		Current Multiple setting. Bit assignments: 15- 9(=0) Reserved 8 1= Multiple Sector Setting is Valid 7- 0 xxh = Current setting for number of sectors
60-61	(Note 1)		Total Number of User Addressable Sectors Word 60 specifies the low word of the number FFFFFFFFh=the 48-bit native max address is greater than 268,435,455
62	0000H	*	Reserved
63	0X07H		Multiword DMA Transfer Capability 15-11 (=0) Reserved 10 1=Multiword DMA mode 2 is selected 9 1=Multiword DMA mode 1 is selected 8 1=Multiword DMA mode 0 is selected 7- 3 (=0) Reserved 2 1=Multiword DMA mode 2 is supported 1 1=Multiword DMA mode 1 is supported 0 1=Multiword DMA mode 0 is supported

* indicates the use of those parameters that are vendor specific.

Note 1. See Table 60: “Number of cylinders/heads/sectors” on page 95.

Table 55: Identify device information. (Part 3 of 7)

Word	Content	Description
64	0003H	Flow Control PIO Transfer Modes Supported 15- 8(=0) Reserved 7- 0(=3) Advanced PIO Transfer Modes Supported '11' = PIO Mode 3 and 4 Supported
65	0078H	Minimum Multiword DMA Transfer Cycle Time Per Word 15- 0(=78h) Cycle time in nanoseconds (120 ns, 16.6 MB/s)
66	0078H	Manufacturer's Recommended Multiword DMA Transfer Cycle Time 15- 0(=78h) Cycle time in nanoseconds (120 ns, 16.6 MB/s)
67	00F0H	Minimum PIO Transfer Cycle Time Without Flow Control 15- 0(=F0h) Cycle time in nanoseconds (240 ns, 8.3 MB/s)
68	0078H	Minimum PIO Transfer Cycle Time With IORDY Flow Control 15- 0(=78h) Cycle time in nanoseconds (120 ns, 16.6 MB/s)
69-74	0000H	Reserved
75	001FH	Queue depth
		15-5 (=0) Reserved
		4-0 (=1Fh) Maximum queued depth - 1
76	0x02H	SATA capabilities
		15-11(=0) Reserved
		10 (=0) Phy event counters
		9 (=1) Receipt of host-initiated interface power management requests
		8 (=x) Native Command Queuing supported
		7-3 (=0) Reserved
		2 (=0) SATA Gen-2 speed (3.0Gbps) supported
		1 (=1) SATA Gen-1 speed (1.5Gbps) supported
		0 (=0) Reserved
77	0000H	Reserved
78	00xxH	SATA supported features
		15-7 (=0) Reserved
		**6 (=x) Software setting preservation
		5 (=0) Reserved
		**4 (=x) In-order data delivery
		**3 (=x) Device initiated interface power management
		**2(=x) DMA Setup Auto-Activate optimization
		**1(x) Non-zero buffer offset in DMA Setup FIS
		0(=0) Reserved
79	00xxH	SATA enabled features
		15-7 (=0) Reserved
		**6 (=x) Software setting preservation
		5 (=0) Reserved
		**4 (=x) In-order data delivery
		**3 (=x)
		**2 (=x) DMA Setup Auto-Activate optimization
		**1 (=x) Non-zero buffer offset in DMA Setup FIS
		0(=0) Reserved

80	00FCH	Major version number - ATA-1,2,3 and ATA/ATAPI-4,5,6, 7
81	001AH	Minor version number - ATA/ATAPI-7 T13 1532D revision 1
82	746BH	Command set supported 15(=0) Reserved 14(=1) 1=NOP command supported 13(=1) 1=READ BUFFER command supported 12(=1) 1=WRITE BUFFER command supported 11(=0) Reserved **10(=1) 1=Host Protected Area Feature Set supported 9(=0) 1=DEVICE RESET command supported 8(=0) 1=SERVICE interrupt supported 7(=0) 1=release interrupt supported 6(=1) 1=look-ahead supported 5(=1) 1=write cache supported 4(=0) 1=supports PACKET Command Feature Set 3(=1) 1=supports Power Management Feature Set 2(=0) 1=supports Removable Media Feature Set ** 1(=1) 1=supports Security Feature Set ** 0(=1) 1=supports S.M.A.R.T. Feature Set

** indicates a feature that is able to be unsupported by the Device Configuration Overlay command.

Table 56: Identify device information. (Part 4 of 7)

Word	Content	Description
83	7F69H	Command set supported 15(=0) Always 14(=1) Always 13(=1) 1=FLUSH CACEH EXT command supported 12(=1) 1=FLUSH CACHE command supported 11(=1) 1=Device Configuration Overlay command supported 10(=1) 1=48-bit Address feature set supported 9(=1) 1=Automatic Acoustic Management supported ** 8(=1) 1=SET MAX security extension supported 7(=0) Reserved 6(=1) 1=SET FEATURES subcommand required to spin-up 5(=1) 1=Power-Up In Standby feature set supported 4(=0) 1=Removable Media Status Notification Feature Set supported 3(=1) 1=Advanced Power Management Feature Set supported 2(=0) 1=CFA Feature Set supported 1(=0) 1=READ/WRITE DMA QUEUED supported 0(=1) 1=DOWNLOAD MICROCODE command supported
84	4063H	Command set/feature supported extension 15(=0) Always 14(=1) Always 13(=0) 1=IDLE Immediate with unload Feature supported 12-11(=0) Reserved 10(=0) 1=URG bit supported for Write Stream DMA Ext and Write Stream Ext 9(=0) 1=URG bit supported for Read Stream DMA Ext and Read Stream Ext 8(=0) 1=64-bit World Wide name supported 7(=0) 1=Write DMA Queued FUA Ext command supported 6(=1) 1=Write DMA FUA Ext and Write Multiple FUA Ext commands supported 5(=1) 1=General Purpose Logging feature set supported 4-2(=0) Reserved **1 (=1) 1=SMART self-test supported **0 (=1) 1=SMART error logging supported

85	74xxH	Command set/feature enabled 15(=0) Obsolete 14(=1) 1=NOP command supported 13(=1) 1=READ BUFFER command supported 12(=1) 1=WRITE BUFFER command supported 11(=0) Reserved **10(=1) 1=Host Protected Area Feature Set supported 9(=0) 1=DEVICE RESET command supported 8(=0) 1=SERVICE interrupt enabled 7(=0) 1=release interrupt enabled 6(=X) 1=look-ahead enabled 5(=X) 1=write cache enabled 4(=0) 1=supports PACKET Command Feature Set 3(=X) 1=supports Power Management Feature Set 2(=0) 1=supports Removable Media Feature Set 1(=X) 1=Security Feature Set enabled 0(=X) 1=S.M.A.R.T. Feature Set enabled
----	-------	---

* indicates the use of those parameters that are vendor specific.

** indicates a feature that is able to be unsupported by the Device Configuration Overlay command.

Table 57: Identify device information. (Part 5 of 7)

Word	Content	Description
86	3XXXH	Command set/feature enabled * 15-14(=0) Reserved 13(=1) 1=FLUSH CACHE EXT command supported * 12(=1) 1=FLUSH CACHE command supported 11(=x) 1=Device Configuration Overlay supported * 10(=1) 1=48-bit Address feature set supported 9(=X) 1=Automatic Acoustic Management enabled 8(=X) 1=SET MAX security extension enabled 7(=0) Reserved 6(=1) 1=SET FEATURES subcommand required to spin-up 5(=X) 1=Power-Up In Standby feature set has been enabled via the SET FEATURES command 4(=0) 1=Removable Media Status Notification Feature Set enabled 3(=X) 1=Advanced Power management Feature Set enabled 2(=0) 1=CFA Feature Set supported 1(=0) 1=READ/WRITE DMA QUEUED command supported 0(=1) 1=DOWNLOAD MICROCODE command supported

87	4063H	<p>Command set/feature enabled</p> <p>15(=0) Always</p> <p>14(=1) Always</p> <p>13(=0) 1=IDLE Immediate with unload Feature supported</p> <p>12-11(=0) Reserved</p> <p>10(=0) 1=URG bit supported for Write Stream DMA Ext and Write Stream Ext</p> <p>9(=0) 1=URG bit supported for Read Stream DMA Ext and Read Stream Ext</p> <p>8(=0) 1=64 bit World wide name supported</p> <p>7(=0) 1=Write DMA Queued FUA Ext command supported</p> <p>6(=1) 1=Write DMA FUA Ext and Write Multiple FUA Ext command supported</p> <p>5(=1) 1=General Purpose Logging Feature set supported</p> <p>4-2(=0) Reserved</p> <p>1(=1) 1=SMART self-test supported</p> <p>0(=1) 1=SMART error logging supported</p>
88	XX3FH	<p>Ultra DMA Transfer mode (mode 5 supported)</p> <p>15(=0) Reserved</p> <p>14(=0) 1=UltraDMA mode 6 is selected</p> <p>13(=X) 1=UltraDMA mode 5 is selected</p> <p>12(=X) 1=UltraDMA mode 4 is selected</p> <p>11(=X) 1=UltraDMA mode 3 is selected</p> <p>10(=X) 1=UltraDMA mode 2 is selected</p> <p>9(=X) 1=UltraDMA mode 1 is selected</p> <p>8(=X) 1=UltraDMA mode 0 is selected</p> <p>7(=0) Reserved</p> <p>6(=0) 1=UltraDMA mode 6 is supported</p> <p>**5(=1) 1=UltraDMA mode 5 is supported</p> <p>**4(=1) 1=UltraDMA mode 4 is supported</p> <p>**3(=1) 1=UltraDMA mode 3 is supported</p> <p>**2(=1) 1=UltraDMA mode 2 is supported</p> <p>**1(=1) 1=UltraDMA mode 1 is supported</p> <p>0(=1) 1=UltraDMA mode 0 is supported</p>
89	XXXXH	<p>Time required for security erase unit completion</p> <p>Time= value (XXXXh)*2 [minutes]</p>
90	0000H	<p>Time required for Enhanced security erase completion</p> <p>0000 : Not supported</p>

* indicates the use of those parameters that are vendor specific.

** indicates a feature that is able to be unsupported by the Device Configuration Overlay command.

Table 58: Identify device information. (Part 6 of 7)

Word	Content	Description
91	40XXH	Current Advanced Power Management level 15- 8(=40h) Reserved 7- 0(=xxh) Current Advanced Power Management level set by Set Features Command (01h to FEh)
92	XXXXH	Current Master Password Revision Codes
93	0000H	Reserved
94	80XXH	Automatic Acoustic Management value 15- 8 Vendor's Recommended Acoustic Management level 7- 0 Current Automatic Acoustic Management level Default value if FEh
95-99	0000H	Reserved
100-103	Note 1	Maximum user LBA address for 48-bit Address feature set
104-106	0000H	Reserved
107	0021H	Inter seek delay time (1.5tt + 2.5tl)
108-126	0000H	Reserved
127	0000H	Removable Media Status Notification feature set

Note 1. See Table 60: "Number of cylinders/heads/sectors" on page 95.

Table 59: Identify device information. (Part 7 of 7)

Word	Content		Description
128	0XXXH		Security Mode Feature. Bit assignments 15-9(=0) Reserved 8(=X) Security Level: 1= Maximum, 0= High 7-6(=0) Reserved 5(=0) 1=Enhanced security erase supported 4(=0) 1=Security count expired 3(=0) 1=Security Frozen 2(=0) 1=Security Locked 1(=0) 1=Security Enabled **0(=0) 1=Security Support
129	000XH	*	Current Set Feature Option. Bit assignments 15-4(=0) Reserved 3(=X) 1=Auto reassign enabled 2(=X) 1=Reverting enabled 1(=X) 1=Read Look-ahead enabled 0(=X) 1=Write Cache enabled
130	XXXXH	*	Reserved
131	000XH	*	Initial Power Mode Selection. Bit assignments 15-1(=0) Reserved 0(=X) Initial Power Mode: 1=Standby, 0=Idle
132- 254	XXXXH	*	Reserved
255	XXA5H		Integrity word 15-8(=XXh) Checksum 7-0(=A5h) Signature

* indicates the use of those parameters that are vendor specific.

Table 60: Number of cylinders/heads/sectors

HTS721010G9SA00	
Number of cylinders	3FFFh
Number of heads	10h
Buffer size	3AE4h
Total number of user addressable sectors	BA52230h

HTS721080G9SA00	
Number of cylinders	3FFFh
Number of heads	10h
Buffer size	3AE4h
Total number of user addressable sectors	950F8B0h

HTS721060G9SA00	
Number of cylinders	3FFFh
Number of heads	10h
Buffer size	3AE4h
Total number of user addressable sectors	6FC7C80h

HTS721040G9SA00	
Number of cylinders	3FFFh
Number of heads	10h
Buffer size	3AE4h
Total number of user addressable sectors	4A85300h

Microcode revision is referred to section "7.8 Identify Device (ECh)," word 23-26.

This is 8 characters in ASCII.

12.9 Idle (E3h/97h)

Table 61: Idle command (E3h/97h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	0	1	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

When the power save mode is Standby mode, the Idle command causes the device to enter Performance Idle mode immediately and sets the auto power down time-out Parameter (standby timer). At the set of the auto power down time-out parameter (standby timer) the point timer starts counting down. When the power save mode is already any idle mode, the device remains in that mode.

When the Idle mode is entered, the device is spun up to operating speed. If the device is already spinning, the spin up sequence is not executed.

During Idle mode the device is spinning and is ready to respond to host commands immediately.

Input parameters to the device

Sector Count This indicates the Time-out Parameter. If it is zero, the time-out interval (Standby Timer) is disabled. If it is other than zero, the time-out interval is set for (Time-out Parameter × 5) seconds.

The device will enter Standby mode automatically if the time-out interval expires with no device access from the host. The time-out interval will be reinitialized if there is a device access before the time-out interval expires.

12.10 Idle Immediate (E1h/95h)

Table 62: Idle Immediate command (E1h/95h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	0	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

The Idle Immediate command causes the device to enter Performance Idle mode.

The device is spun up to operating speed. If the device is already spinning, the spin up sequence is not executed.

During Idle mode the device is spinning and ready to respond to the host commands immediately.

The Idle Immediate command will not affect the auto power down time-out parameter.

12.11 Initialize Device Parameters (91h)

Table 63: Initialize Device Parameters command (91h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	-	-	-	-	-	-	-	-
Sector Count	V	V	V	V	V	V	V	V	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	H	H	H	H	Device	-	-	-	-	-	-	-	-
Command	1	0	0	1	0	0	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	0	0	-	-	0	-	V

The Initialize Device Parameters command enables the host to set the number of sectors per track and the number of heads minus 1, per cylinder. Words 54–58 in Identify Device Information reflects these parameters.

The parameters remain in effect until the following events occur:

- Another Initialize Device Parameters command is received.
- The device is powered off.
- A hard reset occurs.
- A soft reset occurs and the Set Feature option of CCh is set.

Output parameters to the device

Sector Count This indicates the number of sectors per track. Zero (0) indicates 0 sectors per track instead of 256 sectors per track. It means that there are no sectors per track.

H This indicates the number of heads minus 1 per cylinder. The minimum is 0 and the maximum is 15.

12.12 Read Buffer (E4h)

Table 64: Read Buffer (E4h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	1	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Read Buffer command transfers a sector of data from the sector buffer of the device to the host.

The sector is transferred through the Data Register 16 bits at a time.

The sector transferred will be from the same part of the buffer written to by the last Write Buffer command. The contents of the sector may be different if any reads or writes have occurred since the Write Buffer command was issued.

12.13 Read DMA (C8h/C9h)

Table 65: Read DMA command (C8h/C9h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	1	1	0	0	1	0	0	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read DMA command reads one or more sectors of data from disk media and then transfers the data from the device to the host. It transfers the sectors through the Data Register 16 bits at a time.

The host initializes a slave-DMA channel prior to issuing the command. The data transfers are qualified by the DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per command to indicate that the data transfer has terminated and that status is available.

If an uncorrectable error occurs, the read will be terminated at the failing sector.

Output parameters to the device

Sector Count This indicates the number of continuous sectors to be transferred. If zero is specified, 256 sectors will be transferred.

LBA Low This indicates the sector number of the first sector to be transferred. (L = 0).

In LBA mode, this register specifies that LBA address bits 0–7 are to be transferred (L = 1)

LBA High/Mid This indicates the cylinder number of the first sector to be transferred. (L = 0).

In LBA mode this register specifies LBA address bits 8–15 (Mid) and 16–23 (High) to be transferred. (L = 1)

H This indicates the head number of the first sector to be transferred. (L = 0).

In LBA mode this register specifies the LBA bits 24–27 to be transferred. (L = 1)

R This indicates the retry bit, but this bit is ignored.

Input parameters from the device

Sector Count	This indicates the number of requested sectors not transferred. This will be zero, unless an unrecoverable error occurs.
LBA Low	This indicates the sector number of the last transferred sector. (L = 0). In LBA mode this register contains the current LBA bits 0–7. (L = 1)
LBA High/Low	This indicates the cylinder number of the last transferred sector. (L = 0). In LBA mode this register contains the current LBA bits 8–15 (Mid) and bits 16–23 (High). (L=1)
H	This indicates the head number of the sector to be transferred. (L = 0) In LBA mode this register contains the current LBA bits 24–27. (L = 1)

12.14 Read DMA EXT (25h)

Table 66: Read DMA EXT (25h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data Low	-	-	-	-	-	-	-	-	Data Low	-	-	-	-	-	-	-	-
Data High	-	-	-	-	-	-	-	-	Data High	-	-	-	-	-	-	-	-
Feature	Current	-	-	-	-	-	-	-	Error	see below							
	Previous	-	-	-	-	-	-	-									
Sector Count	Current	V	V	V	V	V	V	V	Sector Count	HOB=0	-	-	-	-	-	-	-
	Previous	V	V	V	V	V	V	V		HOB=1	-	-	-	-	-	-	-
LBA Low	Current	V	V	V	V	V	V	V	LBA Low	HOB=0	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V
LBA Mid	Current	V	V	V	V	V	V	V	LBA Mid	HOB=0	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V
LBA High	Current	V	V	V	V	V	V	V	LBA High	HOB=0	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V
Device	-	1	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	0	0	1	0	0	1	0	1	Status	See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read DMA Ext command reads one or more sectors of data from disk media, then transfers the data from the device to the host.

The sectors are transferred through the Data Register 16 bits at a time.

The host initializes a slave-DMA channel prior to issuing the command. The data transfers are qualified by DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per command to indicate that data transfer has terminated and status is available.

If an uncorrectable error occurs, the read will be terminated at the failing sector

Output parameters to the device

Sector Count Current This indicates the number of sectors to be transferred low order, bits (7-0)

Sector Count Previous This indicates the number of sectors to be transferred high order, bits (15-8). If 0000h in the Sector Count register is specified, 65.536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High (HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.15 Read FPDMA Queued (60h)

Command Block Output Registers								Command Block Input Registers											
Register		7	6	5	4	3	2	1	0	Register		7	6	5	4	3	2	1	0
Data Low		-	-	-	-	-	-	-	-	Data Low		-	-	-	-	-	-	-	-
Data High		-	-	-	-	-	-	-	-	Data High		-	-	-	-	-	-	-	-
Feature	Current	-	-	-	-	-	-	-	-	Error		see below							
	Previous	-	-	-	-	-	-	-	-										
Sector Count	Current	T	T	T	T	T	-	-	-	Sector Count	HOB=0	-	-	-	-	-	-	-	-
	Previous	-	-	-	-	-	-	-	-		HOB=1	-	-	-	-	-	-	-	-
LBA Low	Current	V	V	V	V	V	V	V	V	LBA Low	HOB=0	V	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V	V
LBA Mid	Current	V	V	V	V	V	V	V	V	LBA Mid	HOB=0	V	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V	V
LBA High	Current	V	V	V	V	V	V	V	V	LBA High	HOB=0	V	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V	V
Device		F	1	-	-	-	-	-	-	Device		-	-	-	-	-	-	-	-
Command		0	1	1	0	0	0	0	0	Status		See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read FPDMA Queued command reads one or more sectors of data from disk media, then transfers the data from the device to the host.

If an uncorrectable error occurs, the read will be terminated at the failing sector.

Output parameters to the device

Feature Current	The number of sectors to be transferred low order, bits (7:0).
Feature Previous	The number of sectors to be transferred high order, bits (15:8).
T	TAG value. It shall be assigned to be different from all other queued commands. The value shall not exceed the maximum queue depth specified by the word 75 of the Identify Device information.
LBA Low Current	LBA (7:0)
LBA Low Previous	LBA (31:24)
LBA Mid Current	LBA (15:8)
LBA Mid Previous	LBA (39:32)
LBA High Current	LBA (23:16)
LBA High Previous	LBA (47:40)

F FUA bit. When the FUA bit is set to 1, the requested data is always retrieved from the media regardless of whether the data are held in the sector buffer or not. When the FUA bit is set to 0, the data may be retrieved from the media or from the cached data left by previously processed Read or Write commands.

Input parameters from the device

- LBA Low (HOB=0)** LBA (7-0) of the address of the first unrecoverable error
- LBA Low (HOB=1)** LBA (31-24) of the address of the first unrecoverable error
- LBA Mid (HOB=0)** LBA (15-8) of the address of the first unrecoverable error
- LBA Mid (HOB=1)** LBA (39-32) of the address of the first unrecoverable error
- LBA High (HOB=0)** LBA (23-16) of the address of the first unrecoverable error
- LBA High (HOB=1)** LBA (47-40) of the address of the first unrecoverable error

12.16 Read Log Ext (2Fh)

Table 67: Read Log Ext Command (2Fh)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
Sector Number	Current			V	V	V	V	V	V	V	V	Sector Number	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
Cylinder Low	Current			V	V	V	V	V	V	V	V	Cylinder Low	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
Cylinder High	Current			-	-	-	-	-	-	-	-	Cylinder High	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
Device/Head				-	-	-	-	-	-	-	-	Device/Head				-	-	-	-	-	-	-	-
Command				0	0	1	0	1	1	1	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

This command returns the specified log to the host. The device shall interrupt for each DRQ block transferred.

Output parameters to the device

- Sector Count Current** The number of sectors to be read from the specified log low order, bits (7:0). The log transferred by the drive shall start at the sector in the specified log at the specified offset, regardless of the sector count requested.
- Sector Number Previous** The number of sectors to be read from the specified log high orders, bits (15:8).
- Sector Number Current** The log to be returned as described in the figure below.
- Cylinder Low Current** The first sector of the log to be read low order, bits (7:0).
- Cylinder Low Previous** The first sector of the log to be read high order, bits (15:8).

Table 68: Log Address Definition

Log Address	Content	Feature set	Type
00h	Log directory	N/A	Read Only
03h	Extended Comprehensive SMART error log	SMART error logging	Ready Only
06h	SMART self-test log	SMART self-test	See Note
07h	Extended SMART self-test log	SMART self-test	Read Only
10h	Command Error	Native Command Queuing	Read Only
80h-9Fh	Host vendor specific	SMART	Read/Write

Note: If log address 06h is accessed using the Read Log Ext or Write Log Ext commands, command abort shall be returned.

The Extended SMART self-test log sector shall support 48-bit and 28-bit addressing. All 28-bit entries contained in the SMART self-test log sector shall also be included in the Comprehensive SMART self-test log sector with the 48-bit entries.

If the feature set associated with the log specified in the Sector Number register is not supported or enabled, or if the values in the Sector Count, Sector Number or Cylinder Low registers are invalid, the device shall return command aborted.

12.16.1 General Purpose Log Directory

The figure below defines the 512 bytes that make up the General Purpose Log Directory.

Table 69: General Purpose Log Directory

Description	Bytes	Offset
General purpose logging version	2	00h
Number of sectors in the log at log address 01h (7:0)	1	02h
Number of sectors in the log at log address 01h (15:8)	1	03h
Number of sectors in the log at log address 01h (7:0)	1	04h
Number of sectors in the log at log address 01h (15:8)	1	05h
...		
Number of sectors in the log at log address 20h (7:0)	1	40h
Number of sectors in the log at log address 20h (7:0)	1	41h
Number of sectors in the log at log address 21h (7:0)	1	42h
Number of sectors in the log at log address 22h (7:0)	1	44h
Number of sectors in the log at log address 22h (15:8)	1	45h
Number of sectors in the log at address 80h (7:0)	1	100h
Number of sectors in the log at address 80h (15:8)	1	101h
Number of sectors in the log at address FFh (7:0)	1	1FEh
Number of sectors in the log at address FFh (15:8)	1	1FFh
	512	

The value of the General Purpose Logging Version word shall be 0001h. A value of 0000h indicates that there is no General Purpose Log Directory.

The logs at log addresses 80-9Fh shall each be defined as 16 sectors long.

12.16.2 Extended Comprehensive SMART Error Log

The figure below defines the format of each of the sectors that comprise the Extended Comprehensive SMART error log. Error log data structure shall not include errors attributed to the receipt of faulty commands such as command codes not implemented by the device or requests with invalid parameters or in valid addresses.

Table 70: Extended Comprehensive SMART Error Log

Description	Bytes	Offset
Smart error log version	1	00h
Reserved	1	01h
Error log index (7:0)	1	02h
Error log index (15:8)	1	03h
1st error log data structure	124	04h
2nd error log data structure	124	80h
3rd error log data structure	124	FCh
4th error log data structure	124	178h
Device error count	2	1F4h
Reserved	9	1F6h
Data structure checksum	1	1FFh
	512	

12.16.2.1 Error log version

The value of this version shall be 01h.

12.16.2.2 Error log index

This indicates the error log data structure representing the most recent error. If there have been no error log entries, it is cleared to 0. Valid values for the error log index are 0 to 4.

12.16.2.3 Extended Error log data structure

An error log data structure shall be presented for each of the last four errors reported by the device. These error log data structure entries are viewed as a circular buffer. The fifth error shall create an error log structure that replaces the first error log data structure. The next error after that shall create an error log data structure that replaces the second error log structure, etc.

Unused error log data structures shall be filled with zeros.

12.16.2.3.1 Data format of extended error log data structure

Table 71: Extended Error log data structure

Description	Bytes	Offset
1st error log data structure	18	00h
2nd error log data structure	18	12h

Description	Bytes	Offset
3rd error log data structure	18	24h
4th error log data structure	18	36h
5th error log data structure	18	48h
Error data structure	34	5Ah
	124	

12.16.2.3.2 Data format of command data structure

Table 72: Command data structure

Description	Bytes	Offset
Device Control register	1	00h
Features register (7:0) (see Note)	1	01h
Features register (15:8)	1	02h
Sector count register(7:0)	1	03h
Sector count register(15:8)	1	04h
Sector number register(7:0)	1	05h
Sector number register(15:8)	1	06h
Cylinder Low register (7:0)	1	07h
Cylinder Low register (15:8)	1	08h
Cylinder High register (7:0)	1	09h
Cylinder High register (15:8)	1	0Ah
Device/Head register	1	0Bh
Command register	1	0Ch
Reserved	1	0Dh
Timestamp (milliseconds from Power-on)	4	0Eh
	18	

Note: bits (7:0) refer to the most recently written contents of the register. Bits (15:8) refer to the contents of the register prior to the most recent write to the register

12.16.2.3.3 Data format of error data structure

Table 73: Error data structure

Description	Bytes	Offset
Reserved	1	00h
Error register (7:0)	1	01h
Sector count register(7:0)(See Note)	1	02h
Sector count register(15:8)(See Note)	1	03h
Sector number register(7:0)	1	04h
Sector number register(15:8)	1	05h
Cylinder Low register (7:0)	1	06h
Cylinder Low register (15:8)	1	07h
Cylinder High register (7:0)	1	08h
Cylinder High register (15:8)	1	09h
Device/Head register	1	0Ah
Status register	1	0Bh
Extended error data (vendor specific)	19	0Ch
State	1	1Fh
Life stamp (hours)	2	20h
	34	

Note: bits (7:0) refer to the contents if the register is read with bit 7 of the Device Control register cleared to zero. Bits (15:8) refer to the contents if the register is read with bit 7 of the Device Control register set to one.

State shall contain a value indicating the state of the device when the command was issued to the device or the reset occurred as described below.

Value	State
x0h	Unknown
x1h	Sleep
x2h	Standby
x3h	Active/Idle
x4h	SMART Off-line or Self-test
x5h-xAh	Reserved
xBh-xFh	Vendor specific

12.16.2.4 Device error count

This field shall contain the total number of errors attributable to the device that have been reported by the device during the life of the device. This count shall not include errors attributed to the receipt of faulty commands such as commands codes not implemented by the device or requests with invalid parameters or invalid addresses. If the maximum value for this field is reached the count shall remain at the maximum value when additional errors are encountered and logged.

12.16.3 Extended Self-test log sector

The figure below defines the format of each of the sectors that comprise the Extended SMART self-test log.

The Extended SMART self-test log sector shall support 48-bit and 28-bit addressing. All 28-bit entries contained in the SMART self-test log, defined in 11.42.6, "Self-test log data structure" on page0203, shall also be included in the Extended SMART self-test log with all 48-bit entries.

Description	Bytes	Offset
Self-test log data structure revision number	1	00h
Reserved	1	01h
Self-test descriptor index (7:0)	1	02h
Self-test descriptor index (15:8)	1	03h
Descriptor entry 1	26	04h
Descriptor entry 2	25	1Eh
...		
Descriptor entry 18	26	1D8h
Vendor specific	2	1F2h
Reserved	11	1F4h
Data structure checksum	1	1FFh
	512	

These descriptor entries are viewed as a circular buffer. The nineteenth self-test shall create a descriptor entry that replaces descriptor entry 1. The next self-test after that shall create a descriptor entry that replaces descriptor entry 2, etc. All unused self-test descriptors shall be filled with zeros.

12.16.3.1 Self-test log data structure revision number

The value of this revision number shall be 01h.

12.16.3.2 Self-test descriptor index

This indicates the most recent self-test descriptor. If there have been no self-tests, this is set to zero. Valid values for the Self-test descriptor index are 0 to 18.

12.16.3.3 Extended Self-test log descriptor entry

The content of the self-test descriptor entry is shown below.

Description	Bytes	Offset
Self-test number	1	00h
Self-test execution status	1	01h
Power-on life timestamp in hours	2	02h
Self-test failure check point	1	04h
Failing LBA (7:0)	1	05h
Failing LBA (15:8)	1	06h
Failing LBA (23:16)	1	07h
Failing LBA (31:24)	1	08h
Failing LBA (39:32)	1	09h
Failing LBA (47:40)	1	0Ah
Vendor specific	15	0Bh
	26	

12.16.4 Command Error

Table 74: 59 Command Error information

Byte	7	6	5	4	3	2	1	0
0	NQ	Reserved			TAG			
1	Reserved							
2	Status							
3	Error							
4	LBA Low							
5	LBA Mid							
6	LBA High							
7	Device							
8	LBA Low Previous							
9	LBA Mid Previous							
10	LBA High Previous							
11	Reserved							
12	Sector Count							
13	Sector Count Previous							
14-255	Reserved							
256-510	Vendor Unique							
511	Data Structure Checksum							

The TAG field (Byte 0 bits 4-0) contains the tag number corresponding to a queued command, if the NQ bit is cleared.

The NQ field (Byte 0 bit 7) indicates whether the error condition was a result of a non-queued or not. If it is cleared, the error information corresponds to a queued command specified by the tag number indicated in the TAG field.

The bytes 1 to 13 correspond to the contents of Shadow Register Block when the error was reported.

The Data Structure Checksum (Byte 511) contains the 2's complement of the sum of the first 511 bytes in the data structure. The sum of all 512 bytes of the data structure will be zero when the checksum is correct.

12.17 Read Long (22h/23h)

Table 75: Read Long (22h/23h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	0	0	0	0	0	0	0	1	Sector Count	-	-	-	-	-	-	-	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	0	1	0	0	0	1	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	V	0	V	0	V	-	0	-	V

The Read Long command reads the designated one sector of data and the ECC bytes from the disk media. It then transfers the data and ECC bytes from the device to the host.

After 512 bytes of data have been transferred, the device will keep setting DRQ = 1 to indicate that the device is ready to transfer the ECC bytes to the host. The number of ECC bytes are 4 or 52 according to the setting of Set Feature option. The default setting is 4 bytes of ECC data.

The command makes a single attempt to read the data and does not check the data using ECC. Whatever is read is returned to the host.

Output parameters to the device

Sector Count This indicates the number of continuous sectors to be transferred. The Sector Count must be set to one.

LBA Low This indicates the sector number of the sector to be transferred. (L = 0)

In LBA mode, this register contains LBA bits 0–7. (L = 1)

LBA High/Mid This indicates the cylinder number of the sector to be transferred. (L = 0)

In LBA mode, this register contains LBA bits 8–15 (Low), 16–23 (High). (L = 1)

H This indicates the head number of the sector to be transferred. (L = 0)

In LBA mode, this register contains LBA bits 24–27. (L = 1)

R This indicates the retry bit; this bit is ignored.

Input parameters from the device

Sector Count This indicates the number of requested sectors not transferred

LBA Low	This indicates the sector number of the transferred sector. (L = 0) In LBA mode, this register contains current LBA bits 0–7. (L = 1)
LBA High/Low	This indicates the cylinder number of the transferred sector. (L = 0) In LBA mode, this register contains current LBA bits 8–15 (Low), 16–23 (High). (L = 1)
H	This indicates the head number of the transferred sector. (L = 0) In LBA mode, this register contains current LBA bits 24–27. (L = 1)

The device internally uses 52 bytes of ECC data on all data written or read from the disk. The 4-byte mode of operation is provided by means of an emulation. Use of the 52 byte ECC mode is recommended for testing the effectiveness and integrity of the ECC functions of the device.

12.18 Read Multiple (C4h)

Table 76: Read Multiple (C4h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	1	1	0	0	0	1	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read Multiple command reads one or more sectors of data from disk media and then transfers the data from the device to the host.

The sectors are transferred through the Data Register 16 bits at a time. The command execution is identical to the Read Sectors command with one exception: an interrupt is generated for each block—as defined by the Set Multiple command—instead of for each sector.

Output parameters to the device

- Sector Count** This indicates the number of continuous sectors to be transferred. If zero is specified, 256 sectors will be transferred.
- LBA Low** This indicates the sector number of the first sector to be transferred. (L = 0)
In LBA mode, this register contains LBA bits 0–7. (L = 1)
- LBA High/Low** This indicates the cylinder number of the first sector to be transferred. (L = 0)
In LBA mode, this register contains LBA bits 8–15 (Mid), 16–23 (High). (L = 1)
- H** This indicates the head number of the first sector to be transferred. (L = 0)
In LBA mode, this register contains LBA bits 24–27. (L = 1)

Input parameters from the device

- Sector Count** This indicates the number of requested sectors not transferred. This number is zero unless an unrecoverable error occurs.
- LBA Low** This indicates the sector number of the last transferred sector. (L = 0)
In LBA mode, this register contains current LBA bits 0–7. (L = 1)

LBA High/Low

This indicates the cylinder number of the last transferred sector. (L = 0)

In LBA mode, this register contains current LBA bits 8–15 (Mid), 16–23 (High). (L = 1)

H

This indicates the head number of the last transferred sector. (L = 0)

In LBA mode, this register contains current LBA bits 24–27. (L = 1)

12.19 Read Multiple EXT (29h)

Table 77: Read Multiple EXT (29h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data Low	-	-	-	-	-	-	-	-	Data Low	-	-	-	-	-	-	-	-
Data High	-	-	-	-	-	-	-	-	Data High	-	-	-	-	-	-	-	-
Feature	Current	-	-	-	-	-	-	-	Error	see below							
	Previous	-	-	-	-	-	-	-									
Sector Count	Current	V	V	V	V	V	V	V	Sector Count	HOB=0	-	-	-	-	-	-	-
	Previous	V	V	V	V	V	V	V		HOB=1	-	-	-	-	-	-	-
LBA Low	Current	V	V	V	V	V	V	V	LBA Low	HOB=0	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V
LBA Mid	Current	V	V	V	V	V	V	V	LBA Mid	HOB=0	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V
LBA High	Current	V	V	V	V	V	V	V	LBA High	HOB=0	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V
Device	-	1	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	0	0	1	0	1	0	0	1	Status	See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

Output parameters to the device

Sector Count Current This indicates the number of sectors to be transferred low order, bits (7-0)

Sector Count Previous This indicates the number of sectors to be transferred high order, bits (15-8). If 0000h in the Sector Count register is specified, 65.536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0) LBA (7-0) of the address of the first unrecoverable error

LBA Low (HOB=1) LBA (31-24) of the address of the first unrecoverable error

LBA Mid (HOB=0) LBA (15-8) of the address of the first unrecoverable error

LBA Mid (HOB=1) LBA (39-32) of the address of the first unrecoverable error

LBA High (HOB=0) LBA (23-16) of the address of the first unrecoverable error

LBA High (HOB=1) LBA (47-40) of the address of the first unrecoverable error

12.20 Read Native Max ADDRESS (F8h)

Table 78: Read Native Max ADDRESS (F8h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	V	V	V	V	V	V	V	V
LBA High	-	-	-	-	-	-	-	-	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	-	-	-	-	Device	-	-	-	-	H	H	H	H
Command	1	1	1	1	1	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

This command returns the native max LBA/CYL of the drive which is not effected by the Set Max ADDRESS command. Even if the Address Offset mode is enabled, the native max LBA/CYL is returned.

The 48-bit native max address is greater than 268,435,455, the Read Native Max Address command returns a value of 268,435,455.

Output parameters to the device

- L** LBA mode. This indicates the addressing mode. L = 0 specifies CHS mode and L = 1 specifies the LBA addressing mode.
- D** This is the device number bit. Indicates that the device number bit of the Device/Head Register should be specified. D = 0 selects the master device and D = 1 selects the slave device.
- Indicates that the bit is not used.

Input parameters from the device

- LBA Low** In LBA mode this register contains the native max LBA bits 0–7. (L = 1)
In CHS mode this register contains the native max LBA Low. (L = 0)
- LBA High/Mid** In LBA mode this register contains the native max LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)
In CHS mode this register contains the native max cylinder number. (L = 0)
- H** In LBA mode this register contains the native max LBA bits 24–27. (L = 1)
In CHS mode this register contains the native maximum head number. (L = 0)
- V** Valid. Indicates that the bit is part of an input parameter and will be set to 0 or 1 by the device.
- This indicates that the bit is not used

12.21 Read Native Max ADDRESS EXT (27h)

Table 79: Read Native Max ADDRESS EXT (27h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			-	-	-	-	-	-	-	-	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
LBA Low	Current			-	-	-	-	-	-	-	-	LBA Low	HOB=0			V	V	V	V	V	V	V	V
	Previous			-	-	-	-	-	-	-	-		HOB=1			V	V	V	V	V	V	V	
LBA Mid	Current			-	-	-	-	-	-	-	-	LBA Mid	HOB=0			V	V	V	V	V	V	V	V
	Previous			-	-	-	-	-	-	-	-		HOB=1			V	V	V	V	V	V	V	
LBA High	Current			-	-	-	-	-	-	-	-	LBA High	HOB=0			V	V	V	V	V	V	V	V
	Previous			-	-	-	-	-	-	-	-		HOB=1			V	V	V	V	V	V	V	
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	-
Command				0	0	1	0	0	1	1	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

This command returns the native max LBA of HDD which is not effected by Set Max ADDRESS EXT command.

Input parameters from the device

LBA Low (HOB=0) LBA (7-0) of the address of the Native max areas.

LBA Low (HOB=1) LBA (31-24) of the address of the Native max areas.

LBA Mid (HOB=0) LBA (15-8) of the address of the Native max areas.

LBA Mid (HOB=1) LBA (39-32) of the address of the Native max areas.

LBA High (HOB=0) LBA (23-16) of the address of the Native max areas.

LBA High (HOB=1) LBA (47-40) of the address of the Native max areas.

12.22 Read Sectors (20h/21h)

Table 80: Read Sectors (20h/21h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	0	1	0	0	0	0	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read Sectors command reads one or more sectors of data from disk media and then transfers the data from the device to the host.

The sectors are transferred through the Data Register 16 bits at a time. If an uncorrectable error occurs the read will be terminated at the failing sector.

Output parameters to the device

Sector Count This indicates the number of continuous sectors to be transferred. If zero is specified, then 256 sectors will be transferred.

LBA Low This is the sector number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 0–7. (L = 1)

LBA High/Low This is the cylinder number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 8–15 (Low) and bits 16–23(High).(L = 1)

H This is the head number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 24–27. (L = 1)

R This is the retry bit; this bit is ignored.

Input parameters from the device

Sector Count This is the number of requested sectors not transferred. This will be zero, unless an unrecoverable error occurs.

LBA Low This is the sector number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 0–7. (L = 1)

LBA High/Low This is the cylinder number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 8–15 (Low) and bits 16–23 (High).(L = 1)

H This is the head number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 24–27. (L = 1)

12.23 Read Sector(s) EXT (24h)

Table 81: Read Sector(s) EXT Command (24h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	0	0	1	0	0	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read Sector(s) Ext command reads from 1 to 65,536 sectors of data from disk media, then transfers the data from the device to the host.

The sectors are transferred through the Data Register 16 bits at a time.

If an uncorrectable error occurs, the read will be terminated at the failing sector.

Output parameters to the device

Sector Count Current This indicates the number of sectors to be transferred low order, bits (7-0)

Sector Count Previous This indicates the number of sectors to be transferred high order, bits (15-8). If 0000h in the Sector Count register is specified, 65.536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High(HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.24 Read Verify Sectors (40h/41h)

Table 82: Read Verify Sectors (40h/41h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	0	1	0	0	0	0	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read Verify Sector(s) command verifies one or more sectors on the device. No data is transferred to the host. The difference between the Read Sector(s) command and Read Verify Sector(s) command is that data is transferred to the host during a Read Sectors command and data is not transferred to the host during a Read Verify Sectors command.

If an uncorrectable error occurs, the read verify will be terminated at the failing sector.

Output parameters to the device

- Sector Count** This is the number of continuous sectors to be verified. If zero is specified, 256 sectors will be verified.
- LAB Low** This is the sector number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 0–7. (L = 1)
- LBA High/Low** This is the cylinder number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)
- H** This is the head number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 24–27. (L = 1)
- R** This is the retry bit; this bit is ignored.

Input parameters from the device

- Sector Count** This is the number of requested sectors not transferred. This number will be zero, unless an unrecoverable error occurs.
- LBA Low** This is the sector number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 0–7. (L = 1)

LBA High/Low

This is the cylinder number of the last transferred sector. (L = 0)

In LBA mode this register contains the current LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)

H

This is the head number of the last transferred sector. (L = 0)

In LBA mode this register contains the current LBA bits 24–27. (L = 1)

12.25 Ready Verify Sector(s) EXT (42h)

Table 83: Read Verify Sector(s) EXT Command (42h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	0	0	1	0	0	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Read Verify Sector(s) Ext verifies one or more sectors on the device. No data is transferred to the host.

The difference between the Read Sector(s) Ext command and the Read Verify Sector(s) Ext command is whether the data is transferred to the host or not.

If an uncorrectable error occurs, the Read Verify Sector(s) Ext will be terminated at the failing sector.

Output parameters to the device

Sector Count Current This indicates the number of sectors to be transferred low order, bits (7-0)

Sector Count Previous This indicates the number of sectors to be transferred high order, bits (15-8). If 0000h in the Sector Count register is specified, 65,536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High(HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.26 Recalibrate (1xh)

Table 84: Recalibrate (1xh)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	0	0	0	1	-	-	-	-	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	V	0	0	V	0	V	-	0	-	V

The Recalibrate command moves the read/write heads from anywhere on the disk to cylinder 0.

If the device cannot reach cylinder 0, TON (Track 0 Not Found) will be set in the Error Register.

12.27 Security Disable Password (F6h)

Table 85: Security Disable Password (F6h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	1	1	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

The Security Disable Password command disables the security mode feature (device lock function).

The Security Disable Password command requests a transfer of a single sector of data from the host including information specified in the table below. The device then checks the transferred password. If the User Password or Master Password matches the given password, the device disables the security mode feature (device lock function). This command does not change the Master Password which may be reactivated later by setting User Password. This command should be executed in device unlock mode.

Table 86: Password Information for Security Disable Password command

Word	Description
00	Control word bit 0 : Identifier (1-Master, 0- User) bits 1-15 : Reserved
01-16	Password (32 bytes)
17- 255	Reserved

The device will compare the password sent from this host with that specified in the control word.

Identifier Zero indicates that the device should check the supplied password against the user password stored internally. One indicates that the device should check the given password against the master password stored internally.

12.28 Security Erase Prepare (F3h)

Table 87: Security Erase Prepare (F3h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	0	1	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

The Security Erase Prepare command must be issued immediately before the Security Erase Unit command to enable device erasing and unlocking.

The Security Erase Prepare Command must be issued immediately before the Format Unit Command. This command is to prevent accidental erasure of the device.

This command does not request the transfer of data.

12.29 Security Erase Unit (F4h)

Table 88: Security Erase Unit (F4h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	1	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Security Erase Unit command initializes all user data sectors and then disables the device lock function.

Note that the Security Erase Unit command initializes from LBA 0 to Native MAX LBA. The Host MAX LBA is set by the Initialize Drive Parameter or the Set MAX ADDRESS command is ignored. The protected area by the Set MAX ADDRESS command is also initialized.

This command requests the transfer of a single sector of data from the host including information specified in the table below.

If the password does not match, the device rejects the command with an Aborted error.

Table 89: Erase Unit information

Word	Description
00	Control Word bit 0 : Identifier (1- Master, 0- User) bit 1-15 : Reserved
01-16	Password (32 bytes)
17-255	Reserved

Identifier Zero indicates that the device should check the supplied password against the user password stored internally. One indicates that the device should check the given password against the master password stored internally.

The Security Erase Unit command erases all user data and disables the security mode feature (device lock function). After completing of this command, all the user data will be initialized to zero with a write operation. At this time, the data write is not verified with a read operation to determine if the data sector is initialized correctly. At this time the defective sector information and the reassigned sector information for the device are not updated. The security erase prepare command should be completed immediately prior to the Security Erase Unit command. If the device receives a Security Erase Unit command without a prior Security Erase Prepare command, the device aborts the security erase unit command.

This command disables the security mode feature (device lock function), however, the master password is still stored internally within the device and may be reactivated later when a new user password is set. If you execute this command on disabling the security mode feature (device lock function), the password sent by the host is NOT compared with the Master Password and the User Password. The device only erases all user data.

The execution time of this command is shown below:

HTS721010G9SA00	64 min
HTS721080G9SA00	52 min
HTS721060G9SA00	40 min
HTS721040G9SA00	26 min

12.30 Security Freeze Lock (F5h)

Table 90: Security Freeze Lock (F5h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	1	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Security Freeze Lock Command allows the device to enter frozen mode immediately.

After this command is completed, the command which updates Security Mode Feature (Device Lock Function) is rejected.

Frozen mode is quit only by a Power off.

The following commands are rejected when the device is in frozen mode. Refer to Table 51: “Command table for device lock operation” on page 78.

- Security Set Password
- Security Unlock
- Security Disable Password
- Security Erase Unit

12.31 Security Set Password (F1h)

Table 91: Security Set Password (F1h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	0	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Security Set Password command enables the security mode feature (device lock function) and sets the master password or the user password.

The security mode feature (device lock function) is enabled by this command and the device is not locked immediately. The device is locked after the next power on reset or hard reset. When the MASTER password is set by this command, the master password is registered internally. The device is NOT locked after next power on reset or hard reset.

This command requests a transfer of a single sector of data from the host including the information specified in the table below.

The data transferred controls the function of this command.

Table 92: Security Set Password information

Word	Description
00	Control Word bit 0 : Identifier (1-Master, 0-User) bit 1-7 : Reserved bit 8 : Security level (1-Maximum, 0-High) bit 9-15 : Reserved
01-16	Password (32 bytes)
17-18	Master Password Revision Code (valid if Word 0 bit 0 = 1)
19-255	Reserved

Identifier

Zero indicates that the device should check the supplied password against the user password stored internally. One indicates that the device should check the given password against the master password stored internally.

Security Level

A zero indicates a High level, a one indicates a Maximum level. If the host sets the High level and the password is forgotten then the Master Password can be used to unlock the device. If the host sets the Maximum level and the user password is forgotten, only a Security Erase Prepare/Security Unit command can unlock the device and all data will be lost.

Password

The 32 bytes in the text of the password are always significant.

Master Password Revision Code

The Revision Code field is set with Master password. If Identifier is User, the Revision Code is not set. The Revision Code field is returned in Identify Device word 92. The valid Revision Codes are 0000h to FFFDh. The Default Master Password Revision Code is FFFEh. The code FFFFh is reserved.

The setting of the Identifier and Security level bits interact as follows:

Identifier = User / Security level = High

The password supplied with the command will be saved as the new user password. The security mode feature (lock function) will be enabled from the next power on. The drive may then be unlocked by either the user password or the previously set master password.

Identifier = Master / Security level = High

This combination will set a master password but will NOT enable the security mode feature (lock function).

Identifier = User / Security level = Maximum

The password supplied with the command will be saved as the new user password. The security mode feature (lock function) will be enabled from the next power on. The drive may then be unlocked by only the user password. The master password previously set is still stored in the drive but may NOT be used to unlock the device.

Identifier = Master / Security level = Maximum

This combination will set a master password but will NOT enable the security mode feature (lock function).

12.32 Security Unlock (F2h)

Table 93: Security Unlock (F2h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	0	1	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	V	0	0	0	V	0	0	0	V	0	-	-	0	-	V

This command unlocks the password and causes the device to enter device unlock mode. If a power on reset or hard reset is done without executing the Security Disable Password command after this command is completed, the device will be in device lock mode. The password has not been changed yet.

The Security Unlock command requests to transfer a single sector of data from the host including information specified in the table below.

If the Identifier bit is set to master and the drive is in high security mode, the password supplied will be compared with the stored master password. If the drive is in maximum security mode, the security unlock will be rejected.

If the Identifier bit is set to user, the drive compares the supplied password with the stored user password.

If the password compare fails, the device returns an abort error to the host and decrements the unlock attempt counter. This counter is initially set to 5 and is decremented for each password mismatch. When this counter reaches zero, all password protected commands are rejected until there is a hard reset or a power off.

Word	Description
00	Control Word bit 0 : Identifier (1- Master, 0- User) bit 1-15 : Reserved
01-16	Password (32 bytes)
17-255	Reserved

Identifier A zero indicates that the device regards Password as the User Password. A one indicates that the device regards Password as the Master Password.

The user can detect if the attempt to unlock the device has failed due to a mismatched password since this is the only reason that an abort error will be returned by the drive AFTER the password information has been sent to the device. If an abort error is returned by the device BEFORE the password data has been sent to the drive, then another problem exists.

12.33 Seek (7xh)

Table 94: Seek (7xh)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	1	1	1	-	-	-	-	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Seek command initiates a seek to the designated track and selects the designated head. The device does not need to be formatted for a seek to execute properly.

Output parameters to the device

- LBA Low** In LBA mode this register specifies the LBA address bits 0–7 for seek. (L = 1)
- LBA High/Mid** This is the cylinder number of the seek. In LBA mode this register specifies the LBA address bits 8–15 (Low) and bits 16–23 (High) for seek. (L = 1)
- H** This indicates the head number of the seek. In LBA mode this register specifies the LBA address bits 24–27 for seek. (L = 1)

Input parameters from the device

- LBA Low** In LBA mode this register contains the current LBA bits 0–7. (L = 1)
- LBA High/Mid** In LBA mode this register contains the current LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)
- H** In LBA mode this register contains the current LBA bits 24–27. (L = 1)

12.34 Sense Condition (F0h: vendor specific)

Table 95: Sense Condition (F0h: vendor specific)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	0	0	0	0	0	0	0	1	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	V	V	V	V	V	V	V	V
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	N
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	1	0	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	V	V	V	-	V	-	-	V

The Sense Condition command is used to sense temperature in a device. This command is executable without spinning up even if a device is started with No Spin Up option. If this command is issued at the temperature out of range which is specified for operating condition, the error might be returned with IDN bit 1.

Output parameters to the device

Feature The Feature register must be set to 01h. All other values are rejected with setting ABORT bit in status register.

Input parameters from the device

Sector Count The Sector Count register contains result value.

Value	Description
00h	Temperature is equal to or lower than -20°C
01h–FEh	Temperature is $(\text{Value}/2-20)^{\circ}\text{C}$
FFh	Temperature is higher than 107°C

N Not recommendable condition for start up. If over stressed condition is detected, this bit will be set to one.

12.35 Set Features (EFh)

Table 96: Set Features (EFh)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	V	V	V	V	V	V	V	V	Error	see below							
Sector Count	see note 1								Sector Count	-							
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-							
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-							
LBA High	-	-	-	-	-	-	-	-	LBA High	-							
Device	-	-	-	-	-	-	-	-	Device	-							
Command	1	1	1	0	1	1	1	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Set Feature command establishes the following parameters which affect the execution of certain features as shown in the table below.

ABT will be set to 1 in the Error Register if the Feature register contains any undefined values.

After the power on reset or hard reset the device is set to the following features as default.

Write cache	Enable
ECC bytes	4 bytes
Read look-ahead	Enable
Reverting to power on defaults	Disable

Output parameters to the device

Feature	Destination code for this command
02H	Enable write cache (See note 2)
03H	Set transfer mode based on value in sector count register
05H	Reserved (See note 3)
06H	Enable Power-Up in Standby feature set
07H	Power-Up in Standby feature set device spin-up
10H	Enable use of Serial ATA feature
42H	Enable Automatic Acoustic Management feature set
44H	51 bytes of ECC apply on Read/Write long commands
55H	Disable read look-ahead feature
66H	Disable reverting to power on defaults
82H	Disable write cache
85H	Disable Advanced Power Management (Note .3)
86H	Disable Power-Up in Standby feature set

90H	Disable use of Serial ATA feature
AAH	Enable read look-ahead feature
BBH	4 bytes of ECC apply on Read Long/Write Long commands
C2H	Disable Automatic Acoustic Management feature set
CCH	Enable reverting to power on defaults

Note 1. When the Feature register is 03h (= Set Transfer mode) the Sector Count Register specifies the transfer mechanism. The upper 5 bits define the type of transfer and the low order 3 bits encode the mode value.

	bits (7:3)	bits (2:0)	
PIO Default Transfer Mode	00000	000	
PIO Default Transfer Mode, Disable IORDY	00000	001	
PIO Flow Control Transfer Mode X	00001	nnn	(nnn=000,001,010,011,100)
Multiword DMA mode x	00100	nnn	(nnn=000,001,010,011,100)
Ultra DMA mode x	01000	nnn	(nnn=000,001,010,011,100,101)

When Feature register is 05h (=Enable Advanced Power Management), the Sector Count Register specifies the Advanced Power Management level.

C0h-FEh	The deepest Power Saving Mode is Active Idle
80h-BFh	The deepest Power Saving Mode is Low Power Idle
01h-7Fh	The deepest Power Saving Mode is Standby
00h, FFh	Aborted

Note 2. If the number of auto reassigned sectors reaches the device's reassignment capacity, the write cache function will be automatically disabled. Although the device still accepts the Set Features command (with Feature register = 02h) without error, the write cache function will remain disabled. For the current write cache function status, refer to the Identify Device Information (129 word) by the Identify Device command.

Hard reset or power off must not be done during the first 5 seconds after write command completion when write cache is enabled.

Note 3. When the Feature register is 85h (=Disable Advanced Power Management), the deepest Power Saving mode becomes Active Idle.

Note 4. When the Feature register is set to 10h or 90h, the value set to the Sector Count register specifies the specific Serial ATA feature to enable or disable.

Sector count value	Description
01h	Non-zero buffer offset in DMA setup FIS
02h	DMA setup FIS auto-activate optimization
03h	Device-initiated interface power state transitions
04h	Guaranteed in-order data delivery
06h	Software Settings Preservation

12.36 Set Max ADDRESS (F9h)

Table 97: Set Max ADDRESS (F9h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	V	V	V	V	V	V	V	V	Error	see below							
Sector Count	-	-	-	-	-	-	-	B	Sector Count	-	-	-	-	-	-	-	-
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	1	1	1	1	1	0	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Set Max ADDRESS command overwrites the max LBA/CYL of the drive in a range of actual device capacities. Once the device receives this command, all accesses beyond that LBA/CYL are rejected by setting the ABORT bit in the status register. Identify the device command and Identify the device DMA command returns the LBA/CYL which is set via this command as a default value.

This command implement SET MAX security extension commands as subcommands. But regardless of Feature register value, the case this command is immediately preceded by a Read Native Max ADDRESS command, it is interpreted as a Set Max ADDRESS command.

The Read Native Max ADDRESS command should be issued and completed immediately prior to issuing the Set Max ADDRESS command. If it is not, this command is interpreted as a Set Max security extension command which is designated by feature register.

If Set Max security mode is in the Locked or Frozen, the Set Max ADDRESS command is aborted. For more information, see section 11.10.2 “Set Max security extension commands” on page 80.

In CHS mode LBA High and LBA Mid specify the maximum cylinder number. The Head number of DEVICE and LBA Low are ignored. The default value (see default CHS in Identify device information) is used for that.

In LBA mode the Head number of Device, LBA High, LBA Mid and LBA Low specify the max LBA. This command sets this LBA as the max LBA of the device.

After a successful command completion, Identify Device response words (61:60) shall reflect the maximum address set with this command.

If the 48-bit Address feature set is supported, the value placed in Identify Device response words (103:100) shall be the same as the value placed in words (61:60). However, if the device contains greater than 268,435,455 sectors, the capacity addressable with 28-bit commands, and the address requested is 268,435,455, the max address shall be changed to the native maximum address, the value placed in words (61:60) shall be 268,435,455 and the value placed in words (103:100) shall be the native maximum address.

If a host protected area has been established by a Set Max Address Ext command, the device shall return command aborted

Output parameters to the device

Feature	Destination code for this command
01h	SET MAX SET PASSWORD
02h	SET MAX LOCK
03h	SET MAX UNLOCK
04h	SET MAX FREEZE LOCK
	When the Set Max ADDRESS command is executed, this register is ignored.
B	This indicates the option bit for selection whether nonvolatile or volatile. B = 0 is the volatile condition. When B = 1, MAX LBA/CYL—which is set by the Set Max ADDRESS command—is preserved by POR and HARD RESET. When B = 0, MAX LBA/CYL—which is set by Set Max ADDRESS command—will be lost by POR and HARD RESET. B = 1 is not valid when the device is in Address Offset mode and the command is aborted.
LBA Low	In LBA mode, this register contains LBA bits 0 - 7 which is to be input (L=1). In CHS mode, this register is ignored. (L=0)
LBA High/Mid	In LBA mode, this register contains LBA bits 8 - 15 (Mid), 16 - 23 (High) which is to be set. (L=1) In CHS mode, this register contains max cylinder number which is to be set. (L=0)
H	In LBA mode this register contains LBA bits 24–27 which are to be input. (L = 1) In CHS mode this register is ignored. (L = 0)
L	This indicates the LBA addressing mode. L = 0 specifies the CHS mode and L=1 specifies the LBA addressing mode.
D	The device number bit. Indicates that the device number bit of the Device should be specified. D = 0 selects the master device and D = 1 selects the slave device.

Input parameters from the device

LBA Low	In LBA mode this register contains the Adjusted max. LBA bits 0–7.(L = 1) In CHS mode this register contains the maximum LBA Low (= 63). (L = 0)
LBA High/Mid	In LBA mode this register contains the Adjusted max. LBA bits 8–15 (Mid) and bits 16-23 (High). (L = 1) In CHS mode this register contains the max cylinder number which is set. (L=0)
H	In LBA mode this register contains the Adjusted max. LBA bits 24–27. (L = 1) In CHS mode this register contains the maximum head number (= 15). (L = 0)

12.37 Set Max ADDRESS EXT (37h)

Table 98: Set Max ADDRESS EXT Command (37h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			-	-	-	-	-	-	-	B	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	1	0	1	1	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0		V

This command is immediately preceded by a Read Native Max Address Ext command.

This command overwrites the maximum number of Address of HDD in a range of actual device capacity. Once device receives this command, all accesses beyond that Address are rejected with setting ABORT bit in status register.

When the address requested is greater than 268,435,455, words (103:100) shall be modified to reflect the requested value, but words (61:60) shall not modified. When the address requested is equal to or less than 268,435,455, words (103:100) shall be modified to reflect the requested value, and words (61:60) shall also be modified.

If this command is not supported, the maximum value to be set exceeds the capacity of the device, a host protected area has been established by a Set Max Address command, the command is not immediately preceded by a Read Native Max Address Ext command, or the device is in the Set Max Locked or Set Max Frozen state, the device shall return command aborted.

If the device in Address Offset mode receives this command with the nonvolatile option, the device returns aborted error to the host.

The device returns the command aborted for a second non-volatile Set Max Address Ext command until next power on or hardware reset.

Output parameters to the device

B Option bit for selection whether nonvolatile or volatile. B=0 is volatile condition. When B=1, MAX Address which is set by Set Max Address Ext command is preserved by POR. When B=0, MAX Address which is set by Set Max Address Ext command will be lost by POR. B=1 is not valid when the device is in Address Offset mode.

LBA Low Current	Set Max LBA (7-0)
LBA Low Previous	Set Max LBA (31-24)
LBA Mid Current	Set Max LBA (15-8)
LBA Mid Previous	Set Max LBA (39-32)
LBA High Current	Set Max LBA (23-16)
LBA High Previous	Set Max LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	Set Max LBA (7-0)
LBA Low (HOB=1)	Set Max LBA (31-24)
LBA Mid (HOB=0)	Set Max LBA (15-8)
LBA Mid (HOB=1)	Set Max LBA (39-32)
LBA High (HOB=0)	Set Max LBA (23-16)
LBA High(HOB=1)	Set Max LBA (47-40)

12.38 Set Multiple (C6h)

Table 99: Set Multiple command (C6h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	0	0	0	1	1	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Set Multiple command enables the device to perform Read and Write Multiple commands and establishes the block size for these commands. The block size is the number of sectors to be transferred for each interrupt.

The default block size after power up or hard reset is 0. The Read Multiple and Write Multiple commands are disabled.

If an invalid block size is specified, an Abort error will be returned to the host. The Read Multiple and Write Multiple commands will be disabled.

Output parameters to the device

Sector Count This indicates the block size to be used for the Read Multiple and the Write Multiple commands. Valid block sizes can be selected from 0, 2, 4, 8, or 16. If 0 is specified, the Read Multiple and the Write Multiple commands are disabled.

12.39 Sleep (E6h/99h)

Table 100: Sleep (E6h/99h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	0	0	0	1	1	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

This command is the only way to cause the device to enter Sleep Mode.

When this command is issued, the device confirms the completion of the cached write commands before returning the command completion. Then the device is spun down, and the interface becomes inactive. The only way to recover from Sleep Mode is with a software reset or a hardware reset.

The use of hardware reset to recover from Sleep Mode may be incompatible with continued operation of the host system.

If the device is already spun down, the spin down sequence is not executed.

12.40 S.M.A.R.T. Function Set (B0h)

Table 101: S.M.A.R.T. Function Set (B0h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	V	V	V	V	V	V	V	V	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	0	1	0	0	1	1	1	1	LBA Mid	-	-	-	-	-	-	-	-
LBA High	1	1	0	0	0	0	1	0	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	0	1	1	0	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

The S.M.A.R.T. Function Set command provides access to the Attribute Values, the Attribute Thresholds, and other low level subcommands that can be used for logging and reporting purposes and to accommodate special user needs. The S.M.A.R.T. Function Set command has several separate subcommands which are selectable via the device's Features Register when the S.M.A.R.T. Function Set command is issued by the host. In order to select a subcommand the host must write the subcommand code to the device's Features Register before issuing the S.M.A.R.T. Function Set command. The subcommands and their respective codes are listed below.

Code	Subcommand
D0h	S.M.A.R.T. Read Attribute Values
D1h	S.M.A.R.T. Read Attribute Thresholds
D2h	S.M.A.R.T. Enable/disable Attribute Autosave
D3h	S.M.A.R.T. Save Attribute Values
D4h	S.M.A.R.T. Execute Off-line Immediate
D5h	S.M.A.R.T. Read Log Sector
D6h	S.M.A.R.T. Write Log Sector
D8h	S.M.A.R.T. Enable Operations
D9h	S.M.A.R.T. Disable Operations
DAh	S.M.A.R.T. Return Status
DBh	S.M.A.R.T. Enable/Disable Automatic Off-line

12.40.1 S.M.A.R.T. Subcommands

In order to select a subcommand the host must write the subcommand code to the device's Features Register before issuing the S.M.A.R.T. Function Set command. The subcommands and their respective codes are listed below.

Code	Subcommand
D0h	S.M.A.R.T. Read Attribute Values
D1h	S.M.A.R.T. Read Attribute Thresholds
D2h	S.M.A.R.T. Enable/disable Attribute Autosave
D3h	S.M.A.R.T. Save Attribute Values
D4h	S.M.A.R.T. Execute Off-line Immediate
D5h	S.M.A.R.T. Read Log Sector
D6h	S.M.A.R.T. Write Log Sector
D8h	S.M.A.R.T. Enable Operations
D9h	S.M.A.R.T. Disable Operations
DAh	S.M.A.R.T. Return Status
DBh	S.M.A.R.T. Enable/Disable Automatic Off-Line

12.40.1.1 S.M.A.R.T. Read Attribute Values (subcommand D0h)

This subcommand returns the device's Attribute Values to the host. Upon receipt of the S.M.A.R.T. Read Attribute Values subcommand from the host, the device asserts BSY, saves any updated Attribute Values to the Attribute Data sectors, asserts DRQ, clears BSY, asserts INTRQ, and then waits for the host to transfer the 512 bytes of Attribute Value information from the device via the Data Register.

12.40.1.2 S.M.A.R.T. Read Attribute Thresholds (subcommand D1h)

This subcommand returns the device's Attribute Thresholds to the host. Upon receipt of the S.M.A.R.T. Read Attribute Thresholds subcommand from the host, the device reads the Attribute Thresholds from the Attribute Threshold sectors and then waits for the host to transfer the 512 bytes of Attribute Thresholds information from the device.

12.40.1.3 S.M.A.R.T. Enable/Disable Attribute Autosave (subcommand D2h)

This subcommand enables and disables the attribute auto save feature of the device. The S.M.A.R.T. Enable/Disable Attribute Autosave subcommand allows the device to automatically save its updated Attribute Values to the Attribute Data Sector at the timing of the first transition to Active idle mode and after 30 minutes after the last saving of Attribute Values. This subcommand causes the auto save feature to be disabled. The state of the Attribute Autosave feature—either enabled or disabled—will be preserved by the device across the power cycle.

A value of 00h—written by the host into the device's Sector Count Register before issuing the S.M.A.R.T. Enable/Disable Attribute Autosave subcommand—will cause this feature to be disabled. Disabling this feature does not preclude the device from saving Attribute Values to the Attribute Data sectors during some other normal operation such as during a power-up or a power-down.

A value of F1h—written by the host into the device's Sector Count Register before issuing the S.M.A.R.T. Enable/Disable Attribute Autosave subcommand—will cause this feature to be enabled. Any other nonzero value written by the host into this register before issuing the S.M.A.R.T. Enable/Disable Attribute Autosave subcommand will not change the current Autosave status. The device will respond with the error code specified in Table 112: “S.M.A.R.T. Error Codes” on page 163.

The S.M.A.R.T. Disable Operations subcommand disables the auto save feature along with the device's S.M.A.R.T. operations.

Upon the receipt of the subcommand from the host, the device asserts BSY, enables or disables the Autosave feature, clears BSY, and asserts INTRQ.

12.40.1.4 S.M.A.R.T. Save Attribute Values (subcommand D3h)

This subcommand causes the device to immediately save any updated Attribute Values to the device's Attribute Data sector regardless of the state of the Attribute Autosave feature. Upon receipt of the S.M.A.R.T. Save Attribute Values subcommand from the host, the device asserts BSY, writes any updated Attribute Values to the Attribute Data sector, clears BSY, and asserts INTRQ.

12.40.1.5 S.M.A.R.T. Execute Off-line Immediate (subcommand D4h)

This subcommand causes the device to immediately initiate the set of activities that collect Attribute data in an off-line mode (off-line routine) or execute a self-test routine in either captive or off-line mode. The LBA Low register shall be set to specify the operation to be executed.

LBA Low	Operation to be executed
0	Execute S.M.A.R.T. off-line data collection routine immediately
1	Execute S.M.A.R.T. Short self-test routine immediately in off-line mode
2	Execute S.M.A.R.T. Extended self-test routine immediately in off-line mode
3	Reserved
4	Execute S.M.A.R.T. Short self-test routine immediately in off-line mode
127	Abort off-line mode self-test routine
128	Reserved
129	Execute S.M.A.R.T. short self-test routine immediately in captive mode
130	Execute S.M.A.R.T. Extended self-test routine immediately in captive mode
131	Reserved
132	Execute S.M.A.R.T. selective self-test routine immediately in captive mode

Off-line mode: The device executes command completion before executing the specified routine. During execution of the routine the device will not set BSY nor clear DRDY. If the device is in the process of performing its routine and is interrupted by a new command from the host, the device will abort or suspend its routine and service the host within two seconds after receipt of the new command. After servicing the interrupting command, the device will resume its routine automatically or not start its routine depending on the interrupting command.


Captive mode: When executing self-test in captive mode, the device sets BSY to one and executes the specified self-test routine after receipt of the command. At the end of the routine, the device sets the execution result in the Self-test execution status byte (see Table 102: “Device Attribute Data Structure” on page 152) and ATA registers and then executes the command completion. See definitions below.

Status	Set ERR to one when the self-test has failed
Error	Set ABRT to one when the self-test has failed
LBA Low	Set to F4h when the self-test has failed
LBA High	Set to 2Ch when the self-test has failed

12.40.1.6 S.M.A.R.T. Selective self-test routine

When the value in the LBA Low register is 4 or 132, the Selective self-test routine shall be performed. This self-test routine shall include the initial tests performed by the Extended self-test routine plus a selectable read scan. The host shall not write the Selective self-test log while the execution of a Selective self-test command is in progress.

The user may choose to do read scan only on specific areas of the media. To do this, user shall set the test spans desired in the Selective self-test log and set the flags in the Feature flags field of the Selective self-test log to indicate do not perform off-line scan. In this case, the test spans defined shall be read scanned in their entirety. The Selective self-test log is updated as the self-test proceeds indicating test progress. When all specified test spans have been completed, the test is terminated and the appropriate self-test execution status is reported in the SMART READ DATA response depending on the occurrence of errors. Figure 87 shows an example of a Selective selftest definition with three test spans defined. In this example, the test terminates when all three test spans have been scanned.



After the scan of the selected spans described above, a user may wish to have the rest of media read scanned as an off-line scan. In this case, the user shall set the flag to enable off-line scan in addition to the other settings. If an error occurs during the scanning of the test spans, the error is reported in the self-test execution status in the SMART READ DATA response and the off-line scan is not executed. When the test spans defined have been scanned, the device shall then set the offline scan pending and active flags in the Selective self-test log to one, the span under test to a value greater than five, the self-test execution status in the SMART READ DATA response to 00h, set a value of 03h in the off-line data collection status in the SMART READ DATA response and shall proceed to do an off-line read scan through all areas not included in the test spans. This off-line read scan shall be completed as rapidly as possible, no pauses between block reads, and any errors encountered shall not be reported to the host. Instead error locations may be logged for future reallocation. If the device is powered-down before the off-line scan is completed, the off-line scan shall resume when the device is again powered up. From power-up, the resumption of the scan shall

be delayed the time indicated in the Selective self-test pending time field in the Selective self-test log. During this delay time the pending flag shall be set to one and the active flag shall be set to zero in the Selective self-test log. Once the time expires, the active flag shall be set to one, and the off-line scan shall resume. When the entire media has been scanned, the off-line scan shall terminate, both the pending and active flags shall be cleared to zero, and the off-line data collection status in the SMART READ DATA response shall be set to 02h indicating completion.

During execution of the Selective self-test, the self-test execution time byte in the Device SMART Data Structure may be updated but the accuracy may not be exact because of the nature of the test span segments. For this reason, the time to complete off-line testing and the self-test polling times are not valid. Progress through the test spans is indicated in the selective self-test log.

A hardware or software reset shall abort the Selective self-test except when the pending bit is set to one in the Selective self-test log (see 7.39.7). The receipt of a SMART EXECUTE OFF-LINE IMMEDIATE command with 0Fh, Abort off-line test routine, in the LBA Low register shall abort Selective self-test regardless of where the device is in the execution of the command. If a second self-test is issued while a selective self-test is in progress, the selective self-test is aborted and the newly requested self-test is executed.

12.40.1.7 S.M.A.R.T. Read Log Sector (subcommand D5h)

This command returns the specified log sector contents to the host.

The 512 bytes of data are returned at a command and the Sector Count value shall be set to one. The LBA Low shall be set to specify the log sector address.

Log sector address	Content	Type
01h	S.M.A.R.T. Error Log	Read Only
03h	Extended Comprehensive S.M.A.R.T. error log	Read Only
06h	S.M.A.R.T. Self-test Log	Read Only
07h	Extended self-test Log	Read Only
09h	Selective self-test log	Read/Write
09h	Selective self-test log	Read/Write
80h-9Fh	Host vendor specific	Read/Write

12.40.1.8 S.M.A.R.T. Write Log Sector (subcommand D6h)

This command writes 512 bytes of data to the specified log sector. The 512 bytes of data are transferred at a command and the LBA Low value shall be set to one. The LBA Low shall be set to specify the log sector address (See Table 101: “S.M.A.R.T. Function Set (B0h)” on page 146). If a Read Only log sector is specified, the device returns ABRT error.

12.40.1.9 S.M.A.R.T. Enable Operations (subcommand D8h)

This subcommand enables access to all S.M.A.R.T. capabilities within the device. Prior to receipt of a S.M.A.R.T. Enable Operations subcommand, Attribute Values are neither monitored nor saved by the device. The state of S.M.A.R.T.—either enabled or disabled—will be preserved by the device across power cycles. Once enabled, the receipt of subsequent S.M.A.R.T. Enable Operations subcommands will not affect any of the Attribute Values.

Upon receipt of the S.M.A.R.T. Enable Operations subcommand from the host, the device asserts BSY, enables S.M.A.R.T. capabilities and functions, clears BSY, and asserts INTRQ.

12.40.1.10 S.M.A.R.T. Disable Operations (subcommand D9h)

This subcommand disables all S.M.A.R.T. capabilities within the device including the device's attribute auto save feature. After receipt of this subcommand the device disables all S.M.A.R.T. operations. Non self-preserved Attribute Values will no longer be monitored. The state of S.M.A.R.T.—either enabled or disabled—is preserved by the device across power cycles. Note that this subcommand does not preclude the device's power mode attribute auto saving.

Upon receipt of the S.M.A.R.T. Disable Operations subcommand from the host, the device asserts BSY, disables S.M.A.R.T. capabilities and functions, clears BSY, and asserts INTRQ.

After receipt of the device of the S.M.A.R.T. Disable Operations subcommand from the host, all other S.M.A.R.T. subcommands—with the exception of S.M.A.R.T. Enable Operations—are disabled, and invalid and will be

aborted by the device—including the S.M.A.R.T. Disable Operations subcommand—returning the error code as specified in Table 112: “S.M.A.R.T. Error Codes” on page 163.

Any Attribute Values accumulated and saved to volatile memory prior to receipt of the S.M.A.R.T. Disable Operations command will be preserved in the device's Attribute Data Sectors. If the device is re-enabled, these Attribute Values will be updated, as needed, upon receipt of a S.M.A.R.T. Read Attribute Values or a S.M.A.R.T. Save Attribute Values command.

12.40.1.11 S.M.A.R.T. Return Status (subcommand DAh)

This subcommand is used to communicate the reliability status of the device to the host's request. Upon receipt of the S.M.A.R.T. Return Status subcommand the device asserts BSY, saves any updated Attribute Values to the reserved sector, and compares the updated Attribute Values to the Attribute Thresholds.

If the device does not detect a Threshold Exceeded Condition, or detects a Threshold Exceeded Condition but involving attributes are advisory, the device loads 4Fh into the LBA Mid register, C2h into the LBA High register, clears BSY, and asserts INTRQ.

If the device detects a Threshold Exceeded Condition for prefailure attributes, the device loads F4h into the LBA Mid register, 2Ch into the LBA High register, clears BSY, and asserts INTRQ. Advisory attributes never result in a negative reliability condition.

12.40.1.12 S.M.A.R.T. Enable/Disable Automatic Off-line (subcommand DBh)

This subcommand enables and disables the optional feature that cause the device to perform the set of off-line data collection activities that automatically collect attribute data in an off-line mode and then save this data to the device's nonvolatile memory. This subcommand may either cause the device to automatically initiate or resume performance of its off-line data collection activities or cause the automatic off-line data collection feature to be disabled. This subcommand also enables and disables the off-line read scanning feature that cause the device to perform the entire read scanning with defect reallocation as the part of the off-line data collection activities.

The Sector Count register shall be set to specify the feature to be enabled or disabled:

Sector Count	Feature Description
00h	Disable Automatic Off-line
01h	Disable Off-line Read Scanning
F8h	Enable Automatic Off-line
F9h	Enable Off-line Read Scanning

A value of zero written by the host into the device's Sector Count register before issuing this subcommand shall cause the automatic off-line data collection feature to be disabled. Disabling this feature does not preclude the device from saving attribute values to nonvolatile memory during some other normal operation such as during a power-on, during a power-off sequence, or during an error recovery sequence.

A value of one written by the host into the device's Sector Count register before issuing this subcommand shall cause the off-line read scanning feature to be disabled. The Device does not perform the off-line read scanning at the off-line data collection activities which is initiated by the S.M.A.R.T. Execute Off-line Immediate (Subcommand D4h) or automatically if the off-line read scanning feature is disabled.

A value of F8h written by the host into the device's Sector Count register before issuing this subcommand shall cause the automatic Off-line data collection feature to be enabled.

A value of F9 written by the host into the device's Sector Count register before issuing this subcommand shall cause the off-line read scanning feature to be enabled. The Device perform the off-line read scanning at the off-line

data collection activities which is initiated by the S.M.A.R.T. Execute Off-line Immediate (Subcommand D4h) even if the automatic off-line feature is disabled.

Any other non-zero value written by the host into this register before issuing this subcommand is vendor specific and will not change the current Automatic Off-Line Data Collection and Off-line Read Scanning status. However, the device may respond with the error code specified in Table 112: “S.M.A.R.T. Error Codes” on page 163.

12.40.2 Device Attribute Data Structure

The following defines the 512 bytes that make up the Attribute Value information. This data structure is accessed by the host in its entirety using the S.M.A.R.T. Read Attribute Values subcommand. All multibyte fields shown in these data structures follow the ATA/ATAPI-6 specification for byte ordering, namely, that the least significant byte occupies the lowest numbered byte address location in the field.

Table 102: Device Attribute Data Structure

Description	Byte	Offset	Format	Value
Data Structure Revision Number	2	00h	binary	0010h
1st Device Attribute	12	02h	(*1)	(*2)
...				
30th Device Attribute	12	15Eh	(*1)	(*2)
Off-line data collection status	1	16Ah	(*1)	(*2)
Self-test execution status	1	16Bh	(*1)	(*2)
Total time in seconds to complete off-line data collection activity	2	16Ch	(*1)	(*2)
Current segment pointer	1	16Eh	(*1)	(*2)
Off-line data collection capability	1	16Fh	(*1)	1Bh
S.M.A.R.T. capability	2	170h	(*1)	0003h
S.M.A.R.T. device error logging capability	1	172h	(*1)	01h
Self-test failure check point	1	173h	(*1)	(*2)
Short self-test completion time in minutes	1	174h	(*1)	(*2)
Extended self-test completion time in minutes	1	175h	(*1)	(*2)
Reserved	12	176h		(*3)
Vendor specific	125	182h		(*3)
Data structure checksum	1	1FFh	(*1)	(*2)
	512			

(*1) – See following definitions

(*2) – This value varies due to actual operating condition.

(*3) – Filled with 00h.

12.40.2.1 Data Structure Revision Number

The Data Structure Revision Number identifies which version of this data structure is implemented by the device. This revision number will be set to 0005h. This revision number identifies both the Attribute Value and Attribute Threshold Data structures.

12.40.2.2 Individual Attribute Data Structure

The following defines the 12 bytes that make up the information for each Attribute entry in the Device Attribute Data Structure.

Description	Byte	Offset	Value
Attribute ID Number (01h to FFh)	1	00h	binary
Status Flags	2	01h	bit flags
Bit 0 Pre-Failure/Advisory			
Bit 1 On-line Collection			
Bit 2-5 Reserved (may be either 0 or 1)			
Bit 6-15 Reserved (all 0)			
Attribute Value (valid values from 01h to FEh)	1	03h	binary
00h invalid for attribute value -not to be used			
01h minimum value			
64h initial value for all attributes prior to any data collection			
FDh maximum value			
FEh value is not valid			
FFh invalid for attribute value-not to be used			
Reserved (may not be 0)	1	04h	binary
Reserved (may not be 0)	6	05h	binary
Reserved (00h)	1	0Bh	binary
Total Bytes	12		

Attribute ID Numbers: Any nonzero value in the Attribute ID Number indicates an active attribute. The device supports following Attribute ID Numbers. The names marked with (*) indicate that the corresponding Attribute Values can be either collected on-line or off-line.

ID	Attribute Name
0	Indicates that this entry in the data structure is not used
1	Raw Read Error Rate (*)
2	Throughput Performance (*)
3	Spin Up Time
4	Start/Stop Count
5	Reallocated Sector Count
7	Seek Error Rate
8	Seek Time Performance (*)
9	Power-On Hours Count
10	Spin Retry Count
12	Device Power Cycle Count
191	Gsense Error Rate
192	Power Off Retract Count
193	Load/Unload Cycle Count
194	Device Temperature
196	Reallocation Event Count
197	Current Pending Sector Count
198	Off-Line Scan Uncorrectable Sector Count
199	Ultra DMA CRC Error Count

Table 103: Status Flag definitions

Bit	Flag Name	Definition
0	Pre-Failure/ Advisory bit	If bit = 0, an Attribute Value less than or equal to its corresponding Attribute Threshold indicates an Advisory condition where the usage or age of the device has exceeded its intended design life period. If bit = 1, an Attribute Value less than or equal to its corresponding Attribute Threshold indicates a Pre-Failure condition where imminent loss of data is being predicted.
1	On-Line Collective bit	If bit = 0, the Attribute Value is updated only during Off-Line testing. If bit = 1, the Attribute Value is updated during On-Line testing or during both On-Line and Off-Line testing.
2-5	Reserved bits	May either be 0 or 1
6-15	Reserved bits	Always 0

Normalized values: The device will perform conversion of the raw Attribute Values to transform them into normalized values which the host can then compare with the Threshold values. A Threshold is the excursion limit for a normalized Attribute Value. In normalizing the raw data, the device will perform any necessary statistical validity checks to ensure that an instantaneous raw value is not improperly reflected in the normalized Attribute Value (i.e., one read error in the first 10 reads being interpreted as exceeding the read error rate threshold when the subsequent 1 billion reads all execute without error). The end points for the normalized values for all Attributes will be 1 (01h) at the low end and 100 (64h) at the high end for the device. For Performance and Error Rate Attributes, values greater than 100 are also possible. The maximum value possible is 253 (FDh).

12.40.2.3 Off-Line Data Collection Status

The value of this byte defines the current status of the off-line activities of the device. Bit 7 indicates an Automatic Off-line Data Collection Status.

- Bit 7** Automatic Off-line Data Collection Status
- 0** Automatic Off-line Data Collection is disabled.
 - 1** Automatic Off-line Data Collection is enabled.

Bits 0–6 represent a hexadecimal status value reported by the device.

- | Value | Definition |
|----------|--|
| 0 | Off-line data collection never started. |
| 2 | All segments completed without errors. In this case the current segment pointer is equal to the total segments required. |
| 4 | Off-line data collection is suspended by the interrupting command. |
| 5 | Off-line data collecting is aborted by the interrupting command. |
| 6 | Off-line data collection is aborted with a fatal error. |

12.40.2.4 Self-test execution status

Bit	Definition
0-3	Percent Self-test remaining. An approximation of the percent of the self-test routine remaining until completion given in ten percent increments. Valid values are 0 through 9.
4-7	Current Self-test execution status. <ul style="list-style-type: none">0 The self-test routine completed without error or has never been run.1 The self-test routine was aborted by the host.2 The self-test routine was interrupted by the host with a hard or soft reset.3 The device was unable to complete the self-test routine due to a fatal error or unknown test error.4 The self-test routine was completed with an unknown element failure.5 The self-test routine was completed with an electrical element failure.6 The self-test routine was completed with a servo element failure.7 The self-test routine was completed with a read element failure.
15	The self-test routine is in progress.

12.40.2.5 Total time in seconds to complete off-line data collection activity

This field tells the host how many seconds the device requires to complete the off-line data collection activity.

12.40.2.6 Current segment pointer

This byte is a counter indicating the next segment to execute as an off-line data collection activity. Because the number of segments is 1, 01h is always returned in this field.

12.40.2.7 Off-line data collection capability

Bit	Definition
0	Execute Off-line Immediate implemented bit <ul style="list-style-type: none">0 S.M.A.R.T. Execute Off-line Immediate subcommand is not implemented1 S.M.A.R.T. Execute Off-line Immediate subcommand is implemented
1	Enable/disable Automatic Off-line implemented bit <ul style="list-style-type: none">0 S.M.A.R.T. Enable/disable Automatic Off-line subcommand is not implemented1 S.M.A.R.T. Enable/disable Automatic Off-line subcommand is implemented
2	Abort/restart off-line by host bit <ul style="list-style-type: none">0 The device will suspend off-line data collection activity after an interrupting command and resume it after a vendor specific event1 The device will abort off-line data collection activity upon receipt of a new command

- 3 Off-line Read Scanning implemented bit
 - 0 The device does not support Off-line Read Scanning
 - 1 The device supports Off-line Read Scanning
- 4 Self-test implemented bit
 - 0 Self-test routine is not implemented
 - 1 Self-test routine is implemented
- 5 Reserved (0)
- 6 Selective self-test routine is not implemented
 - 0 Selective self-test routine is not implemented
 - 1 Selective self-test routine is implemented
- 7 Reserved (0)

12.40.2.8 S.M.A.R.T. Capability

This word of bit flags describes the S.M.A.R.T. capabilities of the device. The device will return 03h indicating that the device will save its Attribute Values prior to going into a power saving mode and supports the S.M.A.R.T. ENABLE/DISABLE ATTRIBUTE AUTOSAVE command.

Bit	Definition
0	Pre-power mode attribute saving capability. If bit = 1, the device will save its Attribute Values prior to going into a power saving mode (Standby or Sleep mode).
1	Attribute auto save capability. If bit = 1, the device supports the S.M.A.R.T. ENABLE/ DISABLE ATTRIBUTE AUTOSAVE command.
2-15	Reserved (0)

12.40.2.9 Error logging capability

Bit	Definition
7-1	Reserved (0)
0	The Error Logging support bit. If bit = 1, the device supports the Error Logging

12.40.2.10 Self-test failure check point

This byte indicates the section of self-test where the device detected a failure.

12.40.2.11 Self-test completion time

These bytes are the minimum time in minutes to complete the self-test.

12.40.2.12 Data Structure Checksum

The Data Structure Checksum is the 2's compliment of the result of a simple 8-bit addition of the first 511 bytes in the data structure.

12.40.3 Device Attribute Thresholds data structure

The following defines the 512 bytes that make up the Attribute Threshold information. This data structure is accessed by the host in its entirety using the S.M.A.R.T. Read Attribute Thresholds. All multibyte fields shown in these data structures follow the ATA/ATAPI-6 specification for byte ordering, that is, that the least significant byte occupies the lowest numbered byte address location in the field.

The sequence of active Attribute Thresholds will appear in the same order as their corresponding Attribute Values.

Table 104: Device Attribute Thresholds Data Structure

Description	Byte	Offset	Format	Value
Data Structure Revision Number	2	00h	binary	0010h
1st Device Attribute	12	02h	(*1)	(*2)
...	..			
...	..			
30th Device Attribute	12	15Eh	(*1)	(*2)
Reserved	18	16Ah		(*3)
Vendor specific	131	17Ch		(*3)
Data structure checksum	1	1FFh		(*2)
	512			

(*1) – See the following definitions

(*2) – Value varies by actual operating condition

(*3) – Filled with 00h

12.40.3.1 Data Structure Revision Number

This value is the same as the value used in the Device Attributes Values Data Structure.

12.40.3.2 Individual Thresholds Data Structure

The following defines the 12 bytes that make up the information for each Threshold entry in the Device Attribute Thresholds Data Structure. Attribute entries in the Individual Threshold Data Structure are in the same order and correspond to the entries in the Individual Attribute Data Structure.

Table 105: Individual Threshold Data Structure

Description	Byte	Offset	Format
Attribute ID Number (01h to FFh)	1	00h	binary
Attribute Threshold (for comparison with Attribute Values from 00h to FFh)	1	01h	binary
00h - "always passing" threshold value to be used for code test purposes			
01h - minimum value for normal operation			
FDh - maximum value for normal operation			
FEh - invalid for threshold value			
FFh - "always failing" threshold value to be used for code test purposes			
Reserved (00h)	10	02h	binary
Total Bytes	12		

12.40.3.3 Attribute ID Numbers

Attribute ID Numbers supported by the device are the same as Attribute Values Data Structures.

12.40.3.4 Attribute Threshold

These values are preset at the factory and are not meant to be changeable. However, the host might use the "S.M.A.R.T. Write Attribute Threshold" subcommand to override these preset values in the Threshold sectors.

12.40.3.5 Data Structure Checksum

The Data Structure Checksum is the 2's compliment of the result of a simple 8-bit addition of the first 511 bytes in the data structure.

12.40.4 S.M.A.R.T. Log Directory

Table 118 defines the 512 bytes that make up the S.M.A.R.T. Log Directory. The S.M.A.R.T. Log Directory is on S.M.A.R.T. Log Address zero and is defined as one sector long.

Table 106: S.M.A.R.T. Log Directory

Description	Bytes	Offset
S.M.A.R.T. Logging Version	2	00h
Number of sectors in the log at log address 1	1	02h
Reserved	1	03h
Number of sectors in the log at log address 2	1	04h
Reserved	1	05h
...
Number of sectors in the log at log address 255	1	1FEh
Reserved	1	1FFh
	512	

The value of the S.M.A.R.T. Logging Version word shall be 01h. The logs at log addresses 80-9Fh are defined as 16 sectors long.

12.40.5 S.M.A.R.T. error log sector

The following defines the 512 bytes that make up the S.M.A.R.T. error log sector. All multibyte fields shown in these data structures follow the ATA/ATAPI-6 specifications for byte ordering.

Table 107: S.M.A.R.T. error log sector

Description	Byte	Offset
S.M.A.R.T. error log version	1	00h
Error log pointer	1	01h
1st error log data structure	90	02h
2nd error log data structure	90	5Ch
3rd error log data structure	90	B6h
4th error log data structure	90	110h
5th error log data structure	90	16Ah
Device error count	2	1C4h
Reserved	57	1C6h
Data structure checksum	1	1FFh
	512	

12.40.5.1 S.M.A.R.T. error log version

This value is set to 01h.

12.40.5.2 Error log pointer

This points to the most recent error log data structure. Only values 1 through 5 are valid.

12.40.5.3 Device error count

This field contains the total number of errors. The value will not roll over.

12.40.5.4 Error log data structure

The data format of each error log structure is shown below.

Table 108: Command data structure

Description	Byte	Offset
1st command data structure	12	00h
2nd command data structure	12	0Ch
3rd command data structure	12	18h
4th command data structure	12	24h
5th command data structure	12	30h
Error data structure	30	3Ch
	90	

12.40.5.5 Command data structure

Data format of each command data structure is shown below.

Table 109: Command data structure

Description	Byte	Offset
Device Control register	1	00h
Features register	1	01h
Sector count register	1	02h
LBA Low register	1	03h
LBA Mid register	1	04h
LBA High register	1	05h
Device register	1	06h
Command register	1	07h
Time stamp (milliseconds from Power On)	4	08h
	12	

12.40.5.6 Error data structure

Data format of error data structure is shown below.

Table 110: Error data structure

Description	Byte	Offset
Reserved	1	00h
Error register	1	01h
Sector count register	1	02h
LBA Low register	1	03h
LBA Mid register	1	04h
LBA High register	1	05h
Device register	1	06h
Status register	1	07h
Extended error data (vendor specific)	19	08h
State	1	1Bh
Life time stamp (hours)	2	1Ch
	30	

State field contains a value indicating the device state when command was issued to the device.

Value	State
x0h	Unknown
x1h	Sleep
x2h	Standby
x3h	Active/Idle
x4h	S.M.A.R.T. Off-line or Self-test
x5h-xAh	Reserved
xBh-xFh	Vendor specific

Note: The value of x is vendor specific

12.40.6 Self-test log data structure

The following defines the 512 bytes that make up the Self-test log sector. All multibyte fields shown in these data structures follow the ATA/ATAPI-6 specifications for byte ordering.

Table 111: Self-test log data structure

Description	Byte	Offset
Data structure revision	2	00h
Self-test number	1	n*18h+02h
Self-test execution status	1	n*18h+03h
Life time power on hours	2	n*18h+04h
Self-test failure check point	1	n*18h+06h
LBA of first failure	4	n*18h+07h
Vendor specific	15	n*18h+08h
...		
Vendor specific	2	1FAh
Self-test log pointer	1	1FCh
Reserved	2	1FDh
Data structure checksum	1	1FFh
	512	

Note: N is 0 through 20

The data structure contains the descriptor of the Self-test that the device has performed. Each descriptor is 24 bytes long and the self-test data structure is capable to contain up to 21 descriptors.

After 21 descriptors has been recorded, the oldest descriptor will be overwritten with the new descriptor.

The self-test log pointer points to the most recent descriptor. When there is no descriptor, the value is 0. When there are descriptor(s), the value is 1 through 21.

12.40.7 Selective self-test log data structure

The Selective self-test log is a log that may be both written and read by the host. This log allows the host to select the parameters for the self-test and to monitor the progress of the self-test. The following table defines the contents of the Selective self-test log which is 512 bytes long. All multi-byte fields shown in these data structures follow the specifications for byte ordering.

Description	Bytes	Offset	Read/Write
Data structure revision	2	00h	R/W
Starting LBA for test span 1	8	02h	R/W
Ending LBA for test span 1	8	0Ah	R/W
Starting LBA for test span 2	8	12A	R/W
Ending LBA for test span 2	8	1Ah	R/W
Starting LBA for test span 3	8	22h	R/W
Ending LBA for test span 3	8	2Ah	R/W
Starting LBA for test span 4	8	32h	R/W
Ending LBA for test span 4	8	3Ah	R/W
Starting LBA for test span 5	8	42h	R/W

Ending LBA for test span 5	8	4Ah	R/W
Reserved	256	52h	Reserved
Vendor specific	154	152h	Vendor specific
Current LBA under test	8	1ECh	Read
Current span under test	2	1F4h	Read
Feature flags	2	1F6	R/W
Vendor Specific	4	1F8h	Vendor specific
Selective self test pending time	2	1FCh	R/W
Reserved	1	1FEh	Reserved
Data structure checksum	1	1FFh	R/W
	512		

12.40.8 Error reporting

The following table shows the values returned in the Status and Error Registers when specific error conditions are encountered by a device.

Table 112: S.M.A.R.T. Error Codes

Error condition	Status Register	Error Register
A S.M.A.R.T. FUNCTION SET command was received by the device without the required key being loaded into the LBA High and LBA Mid registers.	51h	04h
A S.M.A.R.T. FUNCTION SET command was received by the device with a subcommand value in the Features Register that is either invalid or not supported by this device.	51h	04h
A S.M.A.R.T. FUNCTION SET command subcommand other than S.M.A.R.T. ENABLE OPERATIONS was received by the device while the device was in a "S.M.A.R.T. Disabled" state.	51h	04h
The device is unable to read its Attribute Values or Attribute Thresholds data structure	51h	10h or 40h
The device is unable to write to its Attribute Values data structure.	51h	10h or 01h

12.41 Standby (E2h/96h)

Table 113: Standby (E2h/96h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	0	1	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

The Standby command causes the device to enter the Standby Mode immediately and to set the auto power down time-out parameter (standby timer).

When this command is issued, the device confirms the completion of the cached write commands before returning the command completion. Then the device is spun down. If the device is already spun down, the spin down sequence is not executed.

During the Standby mode the device will respond to commands, however there will be a delay while waiting for the spindle to reach operating speed.

The timer starts counting down when the device returns to Idle mode.

Output parameters to the device

Sector Count The Time-out Parameter. If it is zero, the time-out interval (Standby Timer) is disabled. If it is other than zero the time-out interval is set for (Time-out Parameter × 5) seconds.

When the automatic power down sequence is enabled, the device will enter the Standby mode automatically if the time-out interval expires with no device access from the host. The time-out interval will be reinitialized if there is a device access before the time-out interval expires.

12.42 Standby Immediate (E0h/94h)

Table 114: Standby Immediate (E0h/94h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	0	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	V	-	0	-	V

The Standby Immediate command causes the device to enter the Standby mode immediately.

When this command is issued, the device confirms the completion of the cached write commands before returning the command completion. Then the device is spun down. If the device is already spun down, the spin down sequence is not executed.

During the Standby mode the device will respond to commands, however there will be a delay while waiting for the spindle to reach operating speed.

The Standby Immediate command will not affect the auto power down time-out parameter.

12.43 Write Buffer (E8h)

Table 115: Write Buffer (E8h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	-	-	-	-	-	-	-	-	Sector Count	-	-	-	-	-	-	-	-
LBA Low	-	-	-	-	-	-	-	-	LBA Low	-	-	-	-	-	-	-	-
LBA Mid	-	-	-	-	-	-	-	-	LBA Mid	-	-	-	-	-	-	-	-
LBA High	-	-	-	-	-	-	-	-	LBA High	-	-	-	-	-	-	-	-
Device	-	-	-	-	-	-	-	-	Device	-	-	-	-	-	-	-	-
Command	1	1	1	0	1	0	0	0	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	0	0	V	0	0	0	V	0	-	-	0	-	V

The Write Buffer command transfers a sector of data from the host to the sector buffer of the device. The sectors of data are transferred through the Data Register 16 bits at a time.

The Read Buffer and Write Buffer commands are synchronized such that sequential Write Buffer and Read Buffer commands access the same 512 byte within the buffer.

12.44 Write DMA (CAh/CBh)

Table 116: Write DMA (CAh/CBh)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	1	1	0	0	1	0	1	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	0	0	V	0	V	0	0	0	V	V	V	-	0	-	V

The Write DMA command transfers one or more sectors of data from the host to the device and then the data is written to the disk media.

The sectors of data are transferred through the Data Register 16 bits at a time.

The host initializes a slave-DMA channel prior to issuing the command. Data transfers are qualified by DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per command to indicate that data transfer has terminated and status is available.

If an uncorrectable error occurs, the write will be terminated at the failing sector.

Output parameters to the device

Sector Count This indicates the number of continuous sectors to be transferred. If zero is specified, then 256 sectors will be transferred.

LBA Low This indicates the sector number of the first sector to be transferred. (L = 0) In LBA mode this register contains the LBA bits 0–7. (L = 1)

LBA High/Mid This indicates number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)

H This indicates the head number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 24–27. (L = 1)

R This indicates the retry bit, but this bit is ignored.

Input parameters from the device

Sector Count This indicates the number of requested sectors not transferred. The Sector Count will be zero unless an unrecoverable error occurs.

- LBA Low** This indicates the sector number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 0–7. (L = 1)
- LBA High/Mid** This indicates the cylinder number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)
- H** This indicates the head number of the last transferred sector. (L = 0)
LBA mode this register contains the current LBA bits 24–27. (L = 1)

12.45 Write DMA EXT (35h)

Table 117: Write DMA (35h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	1	0	1	0	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Write DMA Ext command transfers one or more sectors of data from the host to the device, then the data is written to the disk media.

The sectors of data are transferred through the Data Register 16 bits at a time.

The host initializes a slave-DMA channel prior to issuing the command. Data transfers are qualified by DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per command to indicate that data transfer has terminated and status is available.

If an uncorrectable error occurs, the write will be terminated at the failing sector.

Output parameters to the device

Sector Count Current The number of continuous sectors to be transferred low order, bits (7-0).

Sector Count Previous The number of continuous sectors to be transferred high order bits (15:8). If zero is specified in the Sector Count register, then 65,536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0) LBA (7-0) of the address of the first unrecoverable error

LBA Low (HOB=1) LBA (31-24) of the address of the first unrecoverable error

LBA Mid (HOB=0) LBA (15-8) of the address of the first unrecoverable error

LBA Mid (HOB=1) LBA (39-32) of the address of the first unrecoverable error

LBA High (HOB=0) LBA (23-16) of the address of the first unrecoverable error

LBA High(HOB=1) LBA (47-40) of the address of the first unrecoverable error

12.46 Write DMA FUE Ext (3Dh)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-	-	
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V	V	
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V	V	
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V	V	
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	-
Command				0	0	1	1	0	1	0	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Write DMA FUA Ext command transfers one or more sectors of data from the host to the device, then the data is written to the disk media. This command provides the same function as the Write DMA Ext command except that the transferred data shall be written to the media before the ending status for this command is reported also when write caching is enabled.

The sectors of data are transferred through the Data Register 16 bits at a time.

The host initializes a slave-DMA channel prior to issuing the command. Data transfers are qualified by DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per command to indicate that data transfer has terminated and status is available.

If an uncorrectable error occurs, the write will be terminated at the failing sector.

Output parameters to the device

Sector Count Current The number of sectors to be transferred low order, bit (7:0).

Sector Count Previous The number of continuous sectors to be transferred high order bits (15:8). If zero is specified in the Sector Count register, then 65,536 sectors will be transferred.

LBA Low Current LBA (7:0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15:8)

LBA Mid Previous LBA (39:32)

LBA High Current LBA (23:16)

LBA High Previous LBA (47:40)

Input parameters from the device

- LBA Low (HOB=0)** LBA (7-0) of the address of the first unrecoverable error
- LBA Low (HOB=1)** LBA (31-24) of the address of the first unrecoverable error
- LBA Mid (HOB=0)** LBA (15-8) of the address of the first unrecoverable error
- LBA Mid (HOB=1)** LBA (39-32) of the address of the first unrecoverable error
- LBA High (HOB=0)** LBA (23-16) of the address of the first unrecoverable error
- LBA High(HOB=1)** LBA (47-40) of the address of the first unrecoverable error

12.47 Write FPDMA Queued (61h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			V	V	V	V	V	V	V	V	Error				see below							
	Previous			V	V	V	V	V	V	V	V												
Sector Count	Current			T	T	T	T	T	-	-	-	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			-	-	-	-	-	-	-	-		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				F	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	1	0	1	0	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Write FPDMA Queued command transfers one or more sectors of data from the host to the device, then the data is written to the disk media.

If an uncorrectable error occurs, the write will be terminated at the failing sector.

Output parameters to the device

Feature Current The number of sectors to be transferred low order, bit (7:0).

Feature Previous The number of sectors to be transferred high order, bit (15:8).

T TAG value. It shall be assigned to be different from all other queued commands. The value shall not exceed the maximum queue depth specified by the Word 75 of the Identify Device information.

LBA Low Current LBA (7:0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15:8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23:16)

LBA High Previous LBA (47:40)

F FUA bit. When the FUA bit is set to 1, the completion status is indicated after the transferred data are written to the media also when Write Cache is enabled. When the FUA bit is set to 0, the completion status may be indicated before the transferred data are written to the media successfully when Write Cache is enabled.

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High(HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.48 Write Log Ext (3Fh)

Table 118: Write Log Ext (3Fh)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data Low	-	-	-	-	-	-	-	-	Data Low	-	-	-	-	-	-	-	-
Data High	-	-	-	-	-	-	-	-	Data High	-	-	-	-	-	-	-	-
Feature	Current	-	-	-	-	-	-	-	Error	See below							
	Previous	-	-	-	-	-	-	-									
Sector Count	Current	V	V	V	V	V	V	V	Sector Count	HOB=0	-	-	-	-	-	-	-
	Previous	V	V	V	V	V	V	V		HOB=1	-	-	-	-	-	-	-
Sector Number	Current	V	V	V	V	V	V	V	Sector Number	HOB=0	-	-	-	-	-	-	-
	Previous	-	-	-	-	-	-	-		HOB=1	-	-	-	-	-	-	-
Cylinder Low	Current	V	V	V	V	V	V	V	Cylinder Low	HOB=0	-	-	-	-	-	-	-
	Previous	V	V	V	V	V	V	V		HOB=1	-	-	-	-	-	-	-
Cylinder High	Current	-	-	-	-	-	-	-	Cylinder High	HOB=0	-	-	-	-	-	-	-
	Previous	-	-	-	-	-	-	-		HOB=1	-	-	-	-	-	-	-
Device/Head	-	-	-	-	-	-	-	-	Device/Head	-	-	-	-	-	-	-	-
Command	0	0	1	1	1	1	1	1	Status	See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
V	V	0	V	0	V	0	0	0	V	0	V	-	0	-	V

This command writes a specified number of 512 byte data sectors to the specific log. The device shall interrupt for each DRQ block transferred.

Output parameters to the device

- Sector Count Current** The number of sectors to be written to the specified log low order, bits (7:0).
- Sector Count Previous** The number of sectors to be written to the specified log high orders, bits (15:8). If the number of sectors is greater than the number indicated in the Log directory, which is available in Log number zero, the device shall return command aborted. The log transferred to the device shall be stored by the device starting at the first sector in the specified log.
- Sector Number Current** The log to be written as described in Table 68: “Log Address Definition” on page 107. If the host attempts to write to a read only log address, the device shall return command aborted.
- Cylinder Low Current** The first sector of the log to be written low order, bits (7:0).
- Cylinder Low Previous** The first sector of the log to be written high order, bits (15:8).

If the feature set associated with the log specified in the Sector Number register is not supported or enabled, or if the values in the Sector Count, Sector Number or Cylinder Low registers are invalid, the device shall return command aborted. If the host attempts to write to a read only log address, the device shall return command aborted.

12.49 Write Long (32h/33h)

Table 119: Write Long (32h/33h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	0	0	0	0	0	0	0	1	Sector Count	-	-	-	-	-	-	-	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	0	1	1	0	0	1	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	V	V	-	0	-	V

The Write Long command transfers the data and the ECC bytes of the designated one sector from the host to the device, then the data and the ECC bytes are written to the disk media.

After 512 bytes of data have been transferred, the device will keep setting DRQ = 1 to indicate that the device is ready to receive the ECC bytes from the host. The number of ECC bytes are either 4 or 52 according to setting of the Set Feature option. The default number after power on is 4 bytes.

Output parameters to the device

- Sector Count** This indicates the number of continuous sectors to be transferred. The Sector Count must be set to one.
- LBA Low** This indicates the sector number of the sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 0–7. (L = 1)
- LBA High/Mid** This indicates the cylinder number of the sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 8–15 (Mid) and bits 16–23 (High) (L = 1)
- H** This indicates the head number of the sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 24–27. (L = 1)
- R** The retry bit, but this bit is ignored.

Input parameters from the device

- Sector Count** This indicates the number of requested sectors not transferred.
- LBA Low** This indicates the sector number of the sector to be transferred. (L = 0)
In LBA mode this register contains the current LBA bits 0–7. (L = 1)

- LBA High/Mid** This indicates the cylinder number of the sector to be transferred. (L = 0)
In LBA mode this register contains current the LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)
- H** This indicates the head number of the sector to be transferred. (L = 0)
In LBA mode this register contains current the LBA bits 24–27. (L = 1)

The drive internally uses 52 bytes of ECC on all data read or writes. The 4-byte mode of operation is provided via an emulation technique. As a consequence of this emulation it is recommended that 52 byte ECC mode is used for all tests to confirm the operation of the ECC hardware of the drive. Unexpected results may occur if such testing is performed using 4-byte mode.

12.50 Write Multiple (C5h)

Table 120: Write Multiple (C5h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	1	1	0	0	0	1	0	1	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	V	V	-	0	-	V

The Write Multiple command transfers one or more sectors from the host to the device. The data is then written to the disk media.

Command execution is identical to the Write Sectors command except that an interrupt is generated for each block as defined by the Set Multiple command instead of for each sector. The sectors are transferred through the Data Register 16 bits at a time.

Output parameters to the device

- Sector Count** This indicates the number of continuous sectors to be transferred. If the Sector Count of zero is specified, 256 sectors will be transferred.
- LBA Low** This indicates the sector number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 0–7. (L = 1)
- LBA High/Mid** This indicates the cylinder number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 8–15 (Mid) and bits 16–23(High).(L = 1)
- H** This indicates the head number of the first sector to be transferred. (L = 0)
In LBA mode this register contains the LBA bits 24–27. (L = 1)

Input parameters from the device

- Sector Count** This indicates the number of requested sectors not transferred. The Sector Count will be zero, unless an unrecoverable error occurs.
- LBA Low** This indicates the sector number of the last transferred sector. (L = 0)
In LBA mode this register contains current the LBA bits 0–7. (L = 1)
- LBA High/Mid** This indicates the cylinder number of the last transferred sector. (L = 0)
In LBA mode this register contains the current LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)
- H** This indicates the head number of the last transferred sector. (L = 0)
In LBA mode this register contains current the LBA bits 24–27. (L = 1)

12.51 Write Multiple EXT (39h)

Table 121: Write Multiple EXT (39h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	1	1	0	0	1	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Write Multiple Ext command transfers one or more sectors from the host to the device, then the data is written to the disk media.

Command execution is identical to the Write Sector(s) Ext command except that an interrupt is generated for each block (as defined by the Set Multiple command) instead of for each sector. The sectors are transferred through the Data Register 16 bits at a time.

Output parameters to the device

Sector Count Current The number of continuous sectors to be transferred low order, bits (7-0).

Sector Count Previous The number of continuous sectors to be transferred high order bits (15-8). If zero is specified in the Sector Count register, then 65,536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High(HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.52 Write Multiple FUA Ext (CEh)

Command Block Output Registers								Command Block Input Registers											
Register		7	6	5	4	3	2	1	0	Register		7	6	5	4	3	2	1	0
Data Low		-	-	-	-	-	-	-	-	Data Low		-	-	-	-	-	-	-	-
Data High		-	-	-	-	-	-	-	-	Data High		-	-	-	-	-	-	-	-
Feature	Current	-	-	-	-	-	-	-	-	Error		see below							
	Previous	-	-	-	-	-	-	-	-										
Sector Count	Current	V	V	V	V	V	V	V	V	Sector Count	HOB=0	-	-	-	-	-	-	-	-
	Previous	V	V	V	V	V	V	V	V		HOB=1	-	-	-	-	-	-	-	-
LBA Low	Current	V	V	V	V	V	V	V	V	LBA Low	HOB=0	V	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V	V
LBA Mid	Current	V	V	V	V	V	V	V	V	LBA Mid	HOB=0	V	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V	V
LBA High	Current	V	V	V	V	V	V	V	V	LBA High	HOB=0	V	V	V	V	V	V	V	V
	Previous	V	V	V	V	V	V	V	V		HOB=1	V	V	V	V	V	V	V	V
Device		-	1	-	-	-	-	-	-	Device		-	-	-	-	-	-	-	-
Command		1	1	0	0	1	1	1	0	Status		See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Write Multiple FUA Ext command transfers one or more sectors from the host to the device, then the data is written to the disk media. This command provides the same function as the Write Multiple Ext command except that the transferred data shall be written to the media before the ending status for this command is reported also when write caching is enabled.

Output parameters to the device

Sector Count Current The number of continuous sectors to be transferred low order, bits (7-0).

Sector Count Previous The number of continuous sectors to be transferred high order bits (15-8). If zero is specified in the Sector Count register, then 65,536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High(HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.53 Write Sectors (30h/31h)

Table 122: Write Sectors Command (30h/31h)

Command Block Output Registers								Command Block Input Registers									
Register	7	6	5	4	3	2	1	0	Register	7	6	5	4	3	2	1	0
Data	-	-	-	-	-	-	-	-	Data	-	-	-	-	-	-	-	-
Feature	-	-	-	-	-	-	-	-	Error	see below							
Sector Count	V	V	V	V	V	V	V	V	Sector Count	V	V	V	V	V	V	V	V
LBA Low	V	V	V	V	V	V	V	V	LBA Low	V	V	V	V	V	V	V	V
LBA Mid	V	V	V	V	V	V	V	V	LBA Mid	V	V	V	V	V	V	V	V
LBA High	V	V	V	V	V	V	V	V	LBA High	V	V	V	V	V	V	V	V
Device	-	L	-	-	H	H	H	H	Device	-	-	-	-	H	H	H	H
Command	0	0	1	1	0	0	0	R	Status	see below							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	T0N	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	V	V	-	0	-	V

The Write Sectors command transfers one or more sectors from the host to the device. The data is then written to the disk media.

The sectors are transferred through the Data Register 16 bits at a time.

If an uncorrectable error occurs, the write will be terminated at the failing sector, when the auto reassign function is disable.

Output parameters to the device

Sector Count This indicates the number of continuous sectors to be transferred. If the Sector Count of zero is specified, 256 sectors will be transferred.

LBA Low This indicates the sector number of the first sector to be transferred. (L = 0)

In LBA mode this register contains the LBA bits 0–7. (L = 1)

LBA High/Mid This indicates the cylinder number of the first sector to be transferred. (L = 0)

In LBA mode this register contains the LBA bits 8–15 (Mid) and bits 16–23 (High) (L = 1)

H This indicates the head number of the first sector to be transferred. (L = 0)

In LBA mode this register contains the LBA bits 24–27. (L = 1)

R This indicates the retry bit; this bit is ignored.

Input parameters from the device

Sector Count This indicates the number of requested sectors not transferred. The Sector Count will be zero unless an unrecoverable error occurs.

LBA Low This indicates the sector number of the last transferred sector. (L = 0)

In LBA mode this register contains the current LBA bits 0–7. (L = 1)

LBA High/Mid

This indicates the cylinder number of the last transferred sector. (L = 0)

In LBA mode this register contains the current LBA bits 8–15 (Mid) and bits 16–23 (High). (L = 1)

H

This indicates the head number of the last transferred sector. (L = 0)

In LBA mode this register contains the current LBA bits 24–27. (L = 1)

12.54 Write Sector(s) EXT (34h)

Table 123: Write Sector(s) EXT Command (34h)

Command Block Output Registers								Command Block Input Registers															
Register				7	6	5	4	3	2	1	0	Register				7	6	5	4	3	2	1	0
Data Low				-	-	-	-	-	-	-	-	Data Low				-	-	-	-	-	-	-	-
Data High				-	-	-	-	-	-	-	-	Data High				-	-	-	-	-	-	-	-
Feature	Current			-	-	-	-	-	-	-	-	Error				see below							
	Previous			-	-	-	-	-	-	-	-												
Sector Count	Current			V	V	V	V	V	V	V	V	Sector Count	HOB=0			-	-	-	-	-	-	-	
	Previous			V	V	V	V	V	V	V	V		HOB=1			-	-	-	-	-	-		
LBA Low	Current			V	V	V	V	V	V	V	V	LBA Low	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA Mid	Current			V	V	V	V	V	V	V	V	LBA Mid	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
LBA High	Current			V	V	V	V	V	V	V	V	LBA High	HOB=0			V	V	V	V	V	V	V	
	Previous			V	V	V	V	V	V	V	V		HOB=1			V	V	V	V	V	V		
Device				-	1	-	-	-	-	-	-	Device				-	-	-	-	-	-	-	
Command				0	0	1	1	0	1	0	0	Status				See below ...							

Error Register								Status Register							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CRC	UNC	0	IDN	0	ABT	TON	AMN	BSY	RDY	DF	DSC	DRQ	COR	IDX	ERR
0	0	0	V	0	V	0	0	0	V	0	V	-	0	-	V

The Write Sector(s) Ext command transfers one or more sectors from the host to the device, then the data is written to the disk media.

The sectors are transferred through the Data Register 16 bits at a time.

If an uncorrectable error occurs, the write will be terminated at the failing sector.

Output parameters to the device

Sector Count Current The number of continuous sectors to be transferred low order, bits (7-0).

Sector Count Previous The number of continuous sectors to be transferred high order bits (15-8). If zero is specified in the Sector Count register, then 65,536 sectors will be transferred.

LBA Low Current LBA (7-0)

LBA Low Previous LBA (31-24)

LBA Mid Current LBA (15-8)

LBA Mid Previous LBA (39-32)

LBA High Current LBA (23-16)

LBA High Previous LBA (47-40)

Input parameters from the device

LBA Low (HOB=0)	LBA (7-0) of the address of the first unrecoverable error
LBA Low (HOB=1)	LBA (31-24) of the address of the first unrecoverable error
LBA Mid (HOB=0)	LBA (15-8) of the address of the first unrecoverable error
LBA Mid (HOB=1)	LBA (39-32) of the address of the first unrecoverable error
LBA High (HOB=0)	LBA (23-16) of the address of the first unrecoverable error
LBA High(HOB=1)	LBA (47-40) of the address of the first unrecoverable error

12.55 Write Verify (3Ch: vendor specific)

In the implementation of the drive the Write Verify command is exactly the same as the Write Sectors command (30h). Read verification is not performed after the write operation. Refer to 12.53, “Write Sectors (30h/31h)” on page 183.

13.0 Timings

The timing of BSY and DRQ in Status Register are shown in the table below.

Table 124: Time-out values

FUNCTION	INTERVAL	START	STOP	TIME-OUT
Power On and COMRESET Device Busy After Power On	Device Ready After Power On	Power on and COMRESET	The Device sets BSY (=0) and RDY (=1) to the Register and requests to send the Register FIS to the Host.	31 sec
Software Reset	Device Busy After Software Reset	Device Control Register RST=1 and sends the Register FIS to the Device.	The Host Adapter sets BSY(=1) to the Status Register.	400 ns
	Device Ready After Software Reset	Device Control Register RST=0 and sends a Register FIS to the Device. After RST=1 and sends a Register FIS to the Device.	Status Register BSY=0 and RDY=1 and requests to send a Register FIS to the host.	31 sec
COMRESET	Device Ready After COMRESET	COMRESET Signal Asserted	Status Register BSY=0 and RDY=1 and sends a Register FIS to the Host.	31 sec
Data In Command	Device Busy After a register FIS to issue a Command.	Sets proper values in the registers and sends a Register FIS.	Status Register BSY=1	400 ns
	PIO Setup FIS for data-in transfer	Status Register BSY=1	Status Register. BSY=0 and DRQ=1 and sends a PIO Setup FIS to the host.	30 sec

Command category is referred to in section 11.0, "Command protocol" on page 67.

The abbreviations "ns", "μs", "ms," and "sec" mean nanoseconds, microseconds, milliseconds, and seconds, respectively.

If the host detects a time-out while waiting for a response from the device, we recommend that the host system execute a Soft reset and then retry the command.

FUNCTION	INTERVAL	START	STOP	TIMEOUT
Data Out Command	Device Busy After the register FIS for Command.	Sets proper values in the registers and sends a Register FIS	Status Register BSY=1	400 ns
	Device Busy After Data Transfer Out	Sends a Data FIS to the device.	Status Register BSY=1	5 us
	PIO SETUP FIS for data-out transfer	Status Register BSY=1	Status Register BSY=0 and RDY=1 and sends a PIO Setup FIS to the host.	30 sec
Non-Data Command	Device Busy After a Register FIS to issue a command	Sets proper values in the registers and sends a Register FIS	Status Register BSY=1	400 ns
	A Register FIS to report Command Complete	Status Register BSY=1	Sets the Status of the command to the Status Register and sends a Register FIS to the host	30 sec
DMA Data Transfer Command	Device Busy After a Register FIS to issue a command	Sets proper values in the registers and sends a Register FIS	Status Register BSY=1	400 ns

Command category is referred to 11.0, "Command Protocol."

The abbreviations "ns", "us", "ms" and "sec" mean nanoseconds, microseconds, milliseconds and seconds, respectively.

We recommend that the host system executes Soft reset and then retries to issue the command if the host system timeout would occur for the device.

Note.1 For SECURITY ERASE UNIT command, the execution time is referred to "7.27 Security Erase Unit (F4h)" on page 106.

Note.2 FORMAT UNIT command, the execution time is referred to "7.7 Format Unit (F7h: Vendor Specific)" on page 66.

Index

A

Abbreviations	1
Acoustics	32
Actuator	9
Advanced Power Management (ABLE-3) feature	52

B

BSMI mark	34
-----------------	----

C

Cable noise interference	27
Capacity, formatted	11
Caution	3
CE mark	34
Check Power Mode	75
Command descriptions	71
Command overhead	14
Command protocol	67
Command table	59
Connector location	35
Connector locations	30
Control electronics	9
Corrosion test	24
CSA approval	33
C-TICK mark	34
Cylinder allocation	12
Cylinders/heads/sectors by model	95

D

Data In commands	67
Data Out Commands	68
Data Reliability	27
Data sheet	11
Data transfer speed	16

DC power requirements	24
Deviations from standard	39
Device Configuration Overlay	76
Device/Head Register	45
DMA data in commands	69
DMA Data Transfer commands	69
Drive characteristics	11
Drive ready time	16

E

Electrical interface	35
Electromagnetic compatibility	33, 34
Environment	23
Execute Device Diagnostic	80

F

Fixed-disk subsystem	9
Flammability	33
Flush Cache	81
Format Track	83
Format Unit	84
Functional specification	7

G

General	1, 39
General features	5
General operation	47

H

Head disk assembly data	9
Heads unload	30
Humidity	23

I

Identification labels	33
Identify Device	85

Idle	96
Idle Immediate	97

L

Labels, Identification	33
Latency, average	16
Load/unload	28

M

Mechanical positioning	14
Mechanical specifications	29
Mode transition time	17
Mounting hole locations	29
Mounting orientation	30

N

Non-data commands	68
-------------------------	----

O

Operating modes description 16	31
Operating shock	31
Operating vibration	30

P

Packaging	34
Performance characteristics	14
Physical cylinders	12
Physical dimensions	29
PIO Data In commands	67
Power management commands	51
Power management features	50
Power Management Mode (Slumber and Partial)	50
Protected Area Function	60

R

Read Buffer	99
Read DMA	100
Read DMA EXT	102
Read Long	113
Read Native Max ADDRESS	118
Read Sectors	120
Read Verify Sectors	123
Recalibrate	127
References	1
Register initialization	48
Register set	41
Registers	41
Reliability	27
Reset response	47

S

S.M.A.R.T. Function	53
S.M.A.R.T. Function Set	146
Safety	33
Secondary circuit protection	33
Sectors/Track	12
Security Disable Password	128
Security Erase Unit	130
Security Set Password	133
Security Unlock	135
Seek	136
Seek Overlap	62
Seek time	
average 14	
full stroke 15	
single track 15	
Sense Condition	137
Service life	27
Set Features	138
Set Max ADDRESS	140
Set Max ADDRESS EXT	142
Set Multiple	144
Shock	30
Signal definitions	36
Sleep	145
Specification	23

Standby	164
Standby timer	51
Status	51

T

Temperature	23
Time-out values	187
Timings	187
Transition time	53

U

UL approval	33
-------------------	----

V

Vibration	30
-----------------	----

W

Weight	29
Write Buffer	166
Write Cache function	63

Z

Zone	12
------------	----

© Copyright Hitachi Global Storage Technologies

Hitachi Global Storage Technologies
5600 Cottle Road
San Jose, CA 95193
Produced in the United States

07/06

All rights reserved Travelstar™ is a trademark of Hitachi Global Storage Technologies.

Microsoft, Windows XP, and Windows are trademarks of Microsoft Corporation in the United States, other countries, or both.

Other product names are trademarks or registered trademarks of their respective companies.

References in this publication to Hitachi Global Storage Technologies products, programs or services do not imply that Hitachi Global Storage Technologies intends to make these available in all countries in which Hitachi Global Storage Technologies operates.

Product information is provided for information purposes only and does not constitute a warranty.

Information is true as of the date of publication and is subject to change. Actual results may vary.

This publication is for general guidance only. Photographs may show design models.

13 July 2006